期刊文献+

Researching and implementation of reconfigurable Hash chip based on FPGA 被引量:3

Researching and implementation of reconfigurable Hash chip based on FPGA
下载PDF
导出
摘要 The reconfigurable cryptographic chip is an integrated circuit that is designed by means of the method of reconfigurable architecture, and is used for encryption and decryption. Many different cipher algorithms can be flexibly implemented with the aid of a reconfigurable cryptographic chip and can be used in many fields. This article takes an example for the SHA-1/224/256 algorithms, and then designs a reconfigurable cryptographic chip based on the thought and method of the reconfigurable architecture. Finally, this paper gives the implementation result based on the FPGA of the family of Stratix II of Altera Corporation, and presents a good research trend for resolving the storage in hardware implementation using FPGAs. The reconfigurable cryptographic chip is an integrated circuit that is designed by means of the method of reconfigurable architecture, and is used for encryption and decryption. Many different cipher algorithms can be flexibly implemented with the aid of a reconfigurable cryptographic chip and can be used in many fields. This article takes an example for the SHA-1/224/256 algorithms, and then designs a reconfigurable cryptographic chip based on the thought and method of the reconfigurable architecture. Finally, this paper gives the implementation result based on the FPGA of the family of Stratix II of Altera Corporation, and presents a good research trend for resolving the storage in hardware implementation using FPGAs.
出处 《Journal of Systems Engineering and Electronics》 SCIE EI CSCD 2007年第1期183-187,共5页 系统工程与电子技术(英文版)
关键词 Reconfigurable cryptographic chip FPGA Reconfigurable cryptographic chip, FPGA
  • 相关文献

参考文献8

  • 1Doud R.Hardware cryto solutions boost VPN.Electronic Engineering Times,(1056)1999:57-64.
  • 2Schineire B.Applied cryptography.New York:2nd edition,John Wiledy & Sons Inc.1996.
  • 3Renchrr M,Hutchincs B L.Automated target recognition on SPLASH2.IEEE Symposium on Field-Programmable Custom Computing Machine,1997:192-200.
  • 4National institute of standards and technology.Announcing the Secure hash standard.FIPS 180-2,2002:9-20,71-72.
  • 5Gaj K,Chodowiec P.Comparison of the hardware performance of the AES candidates using configurable hard-ward.http://csrc.nist.gov/encryption/aes/round2/
  • 6Behrooz Parhami.Computer arithmetic:algorithms and hardware design.Oxford University Press,1999.
  • 7Diez J M.Hash algorithms for cryptographic protocols:FPGA implementations.10th Telecommunications Forum TELFOR'2002,Belgrade,Yugoslavia,2002:26-28.
  • 8Altera Corporation.Stratix II Architecture.http://www.A1-tera.com.2004.

同被引文献13

引证文献3

二级引证文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部