摘要
设计并实现了一个多通道12位逐次逼近(SAR)A/D转换器。转换器内部集成了多路复用器和并行到串行转换寄存器、复合型DAC等。整体电路采用Hspice进行仿真,转换速率为133 ksps,转换时间为7.5μs。通过低功耗设计,工作电流降低为2.48 mA。芯片基于0.5μmCMOS工艺完成版图设计,版图面积为2.4 mm×2.3 mm,流片测试满足设计指标。
A multi-channel 12-bit SAR A/D converter is designed and implemented. Multi-switch circuit and parallel-to-serial data register are integrated in the circuit to realize multi-channel and serial interface. A unique configuration of equal-valued polysilicon resistors and rationed capacitors is adopted for D/A converter. The circuit is simulated using Hspice based on 0. 5 μm CMOS process. With consideration of low-power design, the total operating current is decreased to 2. 48 rnA. The digital data serial output has a conversion rate of 133 ksps and conversion time of 7. 5μs. The chip occupies an area of 2. 4 mm× 2. 3 mm. Test results show that the design specification has been achieved.
出处
《微电子学》
CAS
CSCD
北大核心
2007年第2期217-220,共4页
Microelectronics
基金
国家自然科学基金资助项目(60476046)
教育部博士学科点基金资助项目(20050701015)
部委基金资助项目(51408010304DZ0140
51408010205DZ0164)