期刊文献+

Study on Si-SiGe Three-Dimensional CMOS Integrated Circuits 被引量:2

Si-SiGe材料三维CMOS集成电路技术研究(英文)
下载PDF
导出
摘要 Based on the physical characteristics of SiGe material,a new three-dimensional (3D) CMOS IC structure is proposed,in which the first device layer is made of Si material for nMOS devices and the second device layer is made of Six Ge1- x material for pMOS. The intrinsic performance of ICs with the new structure is then limited by Si nMOS.The electrical characteristics of a Si-SiGe 3D CMOS device and inverter are all simulated and analyzed by MEDICI. The simulation results indicate that the Si-SiGe 3D CMOS ICs are faster than the Si-Si 3D CMOS ICs. The delay time of the 3D Si-SiGe CMOS inverter is 2-3ps,which is shorter than that of the 3D Si-Si CMOS inverter. 根据SiGe材料的物理特性,提出了一种新有源层材料的三维CMOS集成电路.该三维CMOS集成电路前序有源层仍采用Si材料,制作nMOS器件;后序有源层则采用SiGe材料,以制作pMOS器件.这样,电路的本征性能将由SinMOS决定.使用MEDICI软件对Si-SiGe材料三维CMOS器件及Si-SiGe三维CMOS反相器的电学特性分别进行了模拟分析.模拟结果表明,与Si-Si三维CMOS结构相比,文中提出的Si-SiGe材料三维CMOS集成电路结构具有明显的速度优势.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2007年第5期681-685,共5页 半导体学报(英文版)
基金 国家预研基金资助项目(批准号:51308040203,51408061105DZ0171)~~
关键词 SI-SIGE THREE-DIMENSIONAL CMOS integrated circuits Si-SiGe 三维 CMOS 集成电路
  • 相关文献

参考文献3

二级参考文献35

  • 1[1]Klitzing K V 1982 Surf. Sci. 1 113
  • 2[2]Klitzing K V, Ebert G 1983 Phys. 117 682
  • 3[3]Tsui D C, Gossard A C, Field B F et al 1982 Phys. Rev. Lett. 48 3
  • 4[4]Laughlin R B 1983 Phys. Rev. B 27 3383
  • 5[5]Gupta A K, Sovero E A, Pierson R L et al 1985 IEEE EDL 6 81
  • 6[8]Cheon S, Lee S C, Hong S et al 1996 Solid-State Elect. 39 7
  • 7[9]Niu G F, Ruan G, Tang T A 1995 Solid-State Elect. 38 323
  • 8[10]Jin N, Chung S Y 2003 IEEE Trans. Elect. Dev. 50 1876
  • 9Tak H Ning 2001 IEEE Transactions on Electron Device 48 2485
  • 10Yu J S 1992 Solid-State Electronics 35 921

共引文献13

同被引文献21

  • 1朱国良,张鹤鸣,胡辉勇,李发宁,舒斌.三维CMOS集成电路技术研究[J].电子科技,2004,17(7):21-26. 被引量:3
  • 2李波,李文石,周江.三维集成电路的性能计算[J].中国集成电路,2005,14(2):52-55. 被引量:2
  • 3李文石.二维和三维集成电路的热阻计算[J].微电子学,2005,35(5):482-485. 被引量:4
  • 4孙炳华,孙海燕,孙玲.集成电路引线框架的热性能分析[J].南通大学学报(自然科学版),2006,5(4):57-59. 被引量:3
  • 5Li J, Miyashita H. Post-Placement Thermal Via Planning for 3D Integrated Circuit [C]//Proc. IEEE Int. Circuits and Systems, 2006. USA: IEEE, 2006:808-811.
  • 6Ankur J, Robert E J, Huang Z H, et al. Thermal Modeling and Design of 3D Integrated Circuits [C]//Proc. IEEE Int. 2008: Thormal and Thermomechanical Phenomena in Electronic Systems. USA: IEEE, 2008: 1139-1145.
  • 7Leduca P, Crecy F, Fayolle M, et al. Challenges for 3D IC Integration: Bonding Quality and Thermal Management [C]//IEEE Int. International Interconnect Technology Conference. USA: IEEE, 2007:210-212.
  • 8Zhang J, Bloomfield M O, Lu J Q, et al. Thermal Stresses in 3D IC Inter-Wafer Intercormects [J]. Micrtx~lectronic Engineering (S0167-9317), 2005, 82(3-4): 534-547.
  • 9Hsieh M C, Hsu Y Y, Chang C L. Thermal Stress Analysis of Cu/Low-k Interconnects in 3D-IC Structures [C]//Proc. IEEE Int. Microsystems, Packaging, Assembly Conference, Taiwan, China. USA: IEEE, 2006: 1-4.
  • 10Lu J Q, Kwon Y, Rajagopalan G, et al. A Wafer-scale 3D IC Technology Platform Using Dielectric Bonding Glues and Copper Damascene Patterned Inter-wafer Interconnects [C]// IEEE Int. Interconnect Technology Conference, 2002. USA: IEEE, 2002: 78-80.

引证文献2

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部