期刊文献+

球栅阵列器件焊接合格率预测及缺陷分析 被引量:1

Prediction of BGA solder yield and analysis of solder defects
下载PDF
导出
摘要 应用数理统计结合工艺设计、制造工艺控制参数等因素及Surface Evolver软件仿真技术的方法,建立球栅阵列(BGA)器件焊接合格率的预测模型,运用该模型可以找出影响焊接合格率的制约因素。结合仿真技术模拟焊点形态,可以找出造成焊点缺陷时各参数之间的关系并提出相应的解决方案,从而优化工艺设计及制造工艺控制参数。 By mathematical statistics based on the manufacturing process variations and variations of component and PCB, using the software of surface Evolver simulation, mode of BGA solder yield predictor was built. Using the mode and simulating the solder joint shapes, find the root cause of solder defects identify the relationship of designand process parameters, suggest design improvemet.
出处 《电子元件与材料》 CAS CSCD 北大核心 2007年第5期62-65,共4页 Electronic Components And Materials
关键词 半导体技术 球栅阵列 焊接合格率 数理统计模型 焊接缺陷 焊点形态 semiconductor ball grid array (BGA) solder yield mathematical statistical model solder defect solder joint shape
  • 相关文献

参考文献4

  • 1王福保.概率论及数理统计[M].上海:同济大学出版社,1988..
  • 2Heinrich S M.Prediction of solder geometries in array-type interconnects[J].ASME J Electron Packg,1996,(9):114-121.
  • 3Katyl R H,Pimbley W T.Shape and force relationship for molten axisymmetric solder connections[J].ASME J Electron Packg,1992,(3):114-134.
  • 4周德俭,陈子辰,潘开林,吴兆华.PBGA器件焊点成形建模与三维形态预测[J].浙江大学学报(自然科学版),2000,34(6):637-641. 被引量:5

二级参考文献5

  • 1吴兆华 周德俭 等.SMT焊点形态应力解析计算机辅助设计[J].计算机辅助设计与制造(全国第4届CAD/CAM学术报告会专刊),1996,8:155-157.
  • 2Nigro N J. Finite element method for predicting equilibrium shapes of solder Joint[J].ASME Journal of Electronic Packaging, 1993,115(6) : 141-146.
  • 3Heinrich S M. Prediction of solder geometries in array.type interconnects[J]. ASME Journal of ElectronicPackaging,1996,118(9).114-121.
  • 4Katy R H, Plmhly W T. Shape and force relationskips for molten axisymmetric solder connections[J].ASME Journal of Electronic Packaging, 1992,114 (3) 336- 341.
  • 5周德俭,潘开林,吴兆华.表面组装焊点形态建模与分析[J].桂林电子工业学院学报,1997,17(4):58-63. 被引量:9

共引文献11

同被引文献11

  • 1李晓延,王志升.倒装芯片封装结构中SnAgCu焊点热疲劳寿命预测方法研究[J].机械强度,2006,28(6):893-898. 被引量:10
  • 2吴丰顺,张伟刚,张金松,吴懿平.无铅互连凸点电迁移失效的四探针测量[J].华中科技大学学报(自然科学版),2007,35(6):85-88. 被引量:4
  • 3Choi K S, Choi S, Kim Y G, et al. Solder joint reliability of the BLP (Bottom-Leaded Plastic) package [J]. Proc Semicond Korea, 1997, (2): 63--73.
  • 4Lau H J, Lee R S W. Chip Scale Package, CSP: design, materials, process, reliability, and applications [M].USA: McGraw-Hill Companies, Inc, 1999: 369.
  • 5Wang Z P, Tan Y M, Chua K M. Board level reliability assessment of chip scale packages [J]. Microelectron Reliab, 1999, 39:1351 -- 1356.
  • 6Frank S. Failure criteria of flip chip joints during accelerated testing [J]. Microelectron Reliab, 2002, 42:1921 -- 1930.
  • 7IPC-association connecting electronics industries, performance and reliability test methods for flip chip, chip scale, BGA and other surface mount array package applications [M]. USA: IPC, 2000.
  • 8McDougali J, Choi S, Bieler T R, et al. Quantification of creep strain distribution in small crept lead-free in-situ composite and non composite solder joints [J]. Mater Sci Eng, 2000, A285: 25--34.
  • 9Li J, Yang K L, Zhou J M, et al. Quantification of creep strain in small lead-free solder joints with the in-situ micro electronic-resistance measurement [J]. Microelectron Reliab, 2008, 48(3): 438--444.
  • 10蒋礼,杨科灵,周孑民,向可,王文杰.在线测量Sn-3.5Ag焊点蠕变的电阻应变[J].中南大学学报(自然科学版),2008,39(1):80-85. 被引量:7

引证文献1

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部