期刊文献+

脉冲信号对载波提取锁相环的干扰分析 被引量:5

Analysis on the Pulse Signal Jamming the Carrier Extracted Phase-locked Loop
原文传递
导出
摘要 载波提取锁相环是电子攻击的一个重要对象。环路在不同干扰样式下的失锁门限不尽相同。大部分文献中,通常以环路信噪比6dB作为环路的失锁门限,实验中发现此门限值对人为干扰并不适用。文中就白噪声、连续波信号和脉冲信号对载波提取锁相环的干扰进行了分析,给出了脉冲干扰条件下环路失锁门限的计算方法,阐述了脉冲干扰造成环路的闪锁和失锁现象。实验数据证实了脉冲干扰条件下载波提取锁相环的失锁门限更低。 The carrier extracted phase-locked loop (PLL) is an important target in the electronic attack. The PLL has different un-locked threshold value in different jamming model. In many literatures, the PLL signal-noise-ratio (SNR) 6dB is usually taken as the un-locked threshold value of the PLL. However, it is found in the experiment that the threshold value is not applicable when signal jams the PLL. This paper analyzes the influence when the white noise, continued wave signal or pulse signal jam the carrier extracted PLL. This paper presents the calculation method about un-locked threshold value in the pulse-jamming model. The twinkling-locked and un-locked phenomena of the PLL are expounded. The experimental results indicate that the un-locked threshold value in pulse-jamming model is even lower.
作者 杨永辉
出处 《通信技术》 2007年第5期6-8,共3页 Communications Technology
关键词 脉冲 锁相环 失锁 信噪比 门限 pulse phase locked loop un-locked signal-noise-ratio threshold value
  • 相关文献

参考文献4

  • 1王福昌 鲁昆生.锁相技术[M].武汉:华中科技大学,2002..
  • 2Proakis J G.Digital Communications (Fourth Edition)[M].北京:电子工业出版社,2003.
  • 3Zeng M, Wang Q. On the Probability Distribution of Differential phase perturbed by Tone Interference and Gaussian Noise [J].IEEE Transactions on Communications, 1999, 47(4):508~510.
  • 4Poisel R A. Introduction to Communication Electronic Warefare Systems [M]. MA:Artech House, 2002.

共引文献4

同被引文献17

  • 1陈思,张邦宁,王娜.低复杂度的TDMA开环载波相位同步算法[J].重庆邮电学院学报(自然科学版),2006,18(4):459-462. 被引量:2
  • 2Larsson P. High-Speed Architecture for a Programmable Frequency Divider and a Dual - Modulus Prescaler[J]. IEEE Journal of Solid - State Circuits, 1996, 31(05): 744-748.
  • 3Boerstler D W. A Low - Jitter PLL Clock Generator for Microp rocessor with Lock Range of 340-612 MHz[J]. IEEE Journal of Solid - State Circuits, 1999, 34(04): 513-519.
  • 4Cong H I, Andrews J M, Boulin D W, et al. Boulin. Multigigahertz CMOS Dual-Modulus Prescaler IC[J]. IEEE Journal of Solid-State Circuits, 1988, 23(05): 1189-1194.
  • 5ChingYuanYang, Guang-KaaiDehn, Shen - luanLiu. High-speed divide-by-4 /5counter for a dual-modulus prescaler[J]. IEEE Electronics Letters, 1997, 33(20):1691-1692.
  • 6Viterbi A J, Viterbi A M. Nolinear Estimation of PSK-Modulated Carrier Phase with Application to Burst Digital Transmission[J]. IEEE Trans. on Inform. Theory, 1983, 29(04). 543-531.
  • 7Gardner F M. A BPSK/QPSK Timing-Error Detector for Sampled Receivers[J]. IEEE Trans. On Common. 1986, 34(05): 423-429.
  • 8李邦复.遥测系统(下)[M].北京:宇航出版社,1994.
  • 9James Haigh. Bringing Together Drivers and Fieldbus Technology Control and Instrumentation[C].USA:[s.n.],2000:58-63.
  • 10Saul PH.Direct frequency synthesis-a review of techniquesand potential[C]//IEEE 15th International Conference on RadioReceiver and Assosiated System,Landon,UK,1990:5-9.

引证文献5

二级引证文献25

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部