期刊文献+

高性能单精度除法器的实现 被引量:6

Implementation of High Performance Single-Precision Divider
下载PDF
导出
摘要 在3D图像处理等对运算要求高的领域,高效除法器已成为处理器内必不可少的部件。在分析除法器设计的泰勒级数展开算法基础上,提出了一种新的除法器设计算法。在满足同样精度的情况下,所实现的三级流水线的除法器,与基于泰勒级数展开算法的除法器相比,面积更小,速度更快。 High performance divider has been one of the critical components of processors in many large calculation applications such as 3D image processing. Based on the analysis of Taylor-series expansion methods, we proposed a new divider algorithm. Dividers based on this new algorithm, under the same precision, require less area and otter much higher speed than those based on Taylor-series expansion .
出处 《微电子学与计算机》 CSCD 北大核心 2007年第5期106-108,共3页 Microelectronics & Computer
关键词 单精度 流水线 除法器 查表法 single-precision pipeline divider lookup-table
  • 相关文献

参考文献7

  • 1Michael D Ciletti.Verilog HDL高级数字设计[M].张雅绮,李锵,译.北京:电子工业出版社,2005:510-582.
  • 2Kugler A.The setup for triangle rasterization[A].Proc.11th Eurographics Workshop Computer Graphics Hardware[C],1996,8:49~58
  • 3Hung P,Fahmy H,Mencer O,et al.Fast division algorithm with a small lookup table[J].Conf.Record 33rd Asilomar Signals,Systems,and Computers,1999,2(5):1465~1468
  • 4Jong-Chul Jeong,Woo-Chan Park,Woong Jeong,et al.A cost-effective pipelined divider with a small lookup Table[J].IEEE.Transactions on computers,2004,53(4)
  • 5许俊.用改进的查表法实现高速模运算电路[J].微电子学与计算机,2004,21(10):179-181. 被引量:4
  • 6ANSI/IEEE Std 754-1985[S].IEEE standard for binary floating-point arithmetic,1985
  • 7Wayne Wolf.现代VLSI电路设计(第二版)[M].北京:科学出版社,2002:303~305

二级参考文献2

  • 1Synopsys Company. DesignWare Foundation Library Application Notes. June 2002.
  • 2Synopsys Company. DesignWare User Guide. June 2002.

共引文献7

同被引文献29

  • 1李韬 贺前华 王前.语音识别算法的VLSI实现研究.微电子学,2004,(6).
  • 2WU Gin Der,ZHU Zhen Wei.Chip design of LPC-cepstrum for speech recognition[A].6th IEEE/ACIS International Conference on Computer and Information Science(ICIS 2007).
  • 3MICHAELDC.VerilogHDL高级数字设计[M].北京:电子工业出版社,2005:538-550.
  • 4FELICI M, BORGATI'I M, FERRARI A, et al.A Low- Power VLSI feature extractor for speech recognition[J]. IEEE, 1998.
  • 5WANG Jhing Fa, WANG Jia Ching, CHEN Han Chiang, et al.Chip design of portable speech memopad suitable for persons with visual disabilities[J].IEEE transactions on speech and audio processing, 2002,10(8).
  • 6赵力.语音信号处理[M].机械工业出版社,2007:59-62.
  • 7WANG Jhing Fa, LIU Liang Ying, CHENG Chung Heng, et al.An ASIC design for linear predictive coding of speech signas[J].0-8186-2845-6/92,1992, IEEE.
  • 8Behrooz Parhami, Computer Arithmetic Algorithms And Hardware Designs[ M]. New York: Oxford University Press, 2000.
  • 9Srinivas H R, K K Parhi, L A Montalvo. Radix 2 Division with Over Redundant Quotient Selection [ J ]. IEEE Transactions on Computers, 1997,46:85 -92.
  • 10Avizienis A, Signed-Digit Number Representations for Fast Parallel Arithmetic[J]. IEEE Transaction on Electronic Computers, 1961,10: 389 - 400.

引证文献6

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部