期刊文献+

多通道自相关信号检测算法及其FPGA实现 被引量:16

Multi-channel self-correlation signal detection algorithm and its FPGA implementation
下载PDF
导出
摘要 本文给出了一种适合于用硬件实现的多通道自相关信号检测算法。该算法采用三路并行的自相关信号检测通道,在三路中采用不同的相关点数和检测门限,最后综合考虑三路的检测结果,给出最终的检测结果。这种多通道自相关信号检测方法,与传统的单通道信号检测算法相比,具有检测灵敏、精度高的优点;与其他复杂的时域或频域信号检测算法相比具有算法简单、实时性好、易于硬件实现的优点。通过利用FPGA器件中丰富的逻辑单元、乘法器、存储器等资源,实现了对淹没在高斯白噪声中的信号的快速、准确检测,FPGA时序仿真结果表明该算法切实可行。 A hardware effective multi-channel self-correlation signal detection algorithm is given in this paper. The basic structure of this algorithm comprises three channels. In each channel, there is an independent self-correlation cell with different correlation dots and different thresholds. By synthesizing the detection results from three independent channels, final detection result is derived. Comparing with conventional single channel detection algorithm, this method can give a detection result faster and more sensitive. Comparing with other complex time domain or frequency domain signal detection algorithms, this multi-channel self-correlation algorithm has the advantage of much simpler algorithm, better real-time capability and can be realized much easier. The after-placing-and-routing simulation results show that using the luxuriant logic cells, RAM, ROM and DSP blocks in the FPGA, StratixlI (EPIS25F780C5), this multi-channel self-correlation signal detection algorithm can detect the signal in Gaussian white noise quickly and accurately, which indicates that the hardware realization of this algorithm is feasible.
作者 王旭东 刘渝
出处 《仪器仪表学报》 EI CAS CSCD 北大核心 2007年第5期875-881,共7页 Chinese Journal of Scientific Instrument
关键词 信号检测 FPGA 自相关 多通道 signal detection FPGA (field programmable gate array) self-correlation multi-channel
  • 相关文献

参考文献9

二级参考文献17

  • 1伍万棱,邵杰,冼楚华.FPGA实现的基4FFT处理器高效排序算法研究[J].南京航空航天大学学报,2005,37(2):222-226. 被引量:7
  • 2杨建桥,张宁,顾建政.具有非相参积累的双门限CA—CFAR检测器[J].哈尔滨工业大学学报,1995,27(4):68-73. 被引量:5
  • 3Tukey C J W.An algorithm for the machine calculation of complex Fourier series[J].Math Compute,1965,19(4):297-301.
  • 4俞卞章.数字信号处理[M].西安:西北工业大学出版社,1993,12..
  • 5Ma Yutai,Wanhammar L.A hardware efficient control of memory addressing for high-performance FFT processors[J].IEEE Tans Signal Processing,2000,48(3):917-920.
  • 6Chang Yunnan,Parhi K K.An efficient pipelinedFFT architecture[J].IEEE Trans Circuits & Systems-Ⅱ:Analog & Digital Signal Processing,2003,50(6):322-325.
  • 7Yeh Wenchang,Jen Cheinwei.High-speed andlow-power split-radix FFT[J].IEEE Trans Signal Processing,2003,51(3):864-874.
  • 8SkahillK.朱明程 译.VHDL for Programable Logic[M].南京:东南大学出版社,1998..
  • 9TsuiJ.杨小牛 译.Digital techniques for wideband receivers[M]·2nd ed[M].北京:电子工业出版社,2002,10..
  • 10颜钰芬,数理统计,1992年,15页

共引文献55

同被引文献91

引证文献16

二级引证文献72

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部