期刊文献+

平面分离双栅金属氧化物半导体场效应晶体管的设计与制作 被引量:1

Planar Split Dual Gate MOSFET:Fabrication,Design,and Layout
下载PDF
导出
摘要 提出并制作了一种全新的平面分离双栅金属氧化物半导体场效应晶体管,该器件垂直于沟道方向的电场为一非均匀场.理论计算、TCAD三维器件仿真以及实验结果均表明,通过改变该器件中任何一个栅极偏置电压,能够得到可以调节的输出特性(增益系数)及转移特性曲线,可以很方便地调节器件的阈值电压及亚阈值摆幅并具备低功耗特点.这为电路的设计及器件制作提供了更多的灵活性,既可以简化电路的设计又可以降低MOS集成电路制造工艺的复杂程度.平面分离双栅金属氧化物半导体场效应晶体管制作工艺与目前常规的CMOS工艺完全兼容. The characteristics,experiment,and three dimensional device simulations of a new planar split dual gate (PSDG) MOSFET device are reported for the first time. Theoretical calculation and 3D simulation as well as the experimental data show that the two independent split dual gates can provide dynamical control of device characteristics such as threshold volt-age and sub-threshold swing as well as the device saturated current. The PSDG MOSFET transistor leakage current can be re-duced by as much as 78% of a traditional single gate MOSFET. The PSDG is fabricated and fully compatible with our conven-tional 0.18vtm logic process flow.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2007年第6期923-930,共8页 半导体学报(英文版)
关键词 新颖器件 场效应晶体管 平面分离双栅 亚阈值摆幅可调 novel device MOSFET planar split dual gate tunable sub-threshold swing
  • 相关文献

参考文献8

  • 1ITRS,PIDS section,Table 2a,2001
  • 2Hu Chenming. Device challenges and opportunities. Symposium on VLSI Technology Digest of Technical Papers, 2004:4
  • 3Chau R,Kavalieros J, Roberds B,et al. 30nm physical gate length CMOS transistors with 1.0ps n-MOS and 1.7ps p-MOS gate delays. IEDM, 2000: 45
  • 4Singer P. Dual gate control provides threshold voltage options. Semiconductor International, 2003,26 (12):28
  • 5Park T, Choi S, Lee D H, et al. Fabrication of body-tied Fin-FETs (Omega MOSFETs) using bulk si wafers. Symposium on VLSI Technology Digest of Technical Papers, 2003: 10A-3
  • 6Doyle B, Boyanov B, Datta S, et al. Tri-gate fully-depleted CMOS transistors : fabrication, design and layout. Symposium on VLSI Technology Digest of Technical Papers, 2003: 10A-2
  • 7Sze S M. Semiconductor devices. John Wiley & Sons Inc, 2002
  • 8Pei G, Ni W P, Kammula A V, et al. A physical compact model of DG MOSFET for mixed-signal circuit applications-Part Ⅰ: model description. IEEE Trans Electron Devices, 2003,50(10) :2135

同被引文献14

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部