期刊文献+

一种多处理器仿真系统的构建与评估 被引量:1

The Construction and Evaluation of a Multi-processor Simulation System
下载PDF
导出
摘要 以建立单处理器模型为基础,通过自定义静态交换网络构建了一个多处理器仿真系统。并采用并行矩阵乘算法对该多处理器系统进行了评估,比较了单处理器、两处理器以及四处理器系统的性能。 Based on the model of single processor constructed in this paper, a multi-processor simulation system, connected through a customed static network, is built. And the parallel matrix multiply algorithm is adopted to evaluate system. the performance of, single processor system, double processor system and quad-processor
出处 《微电子学与计算机》 CSCD 北大核心 2007年第6期91-93,共3页 Microelectronics & Computer
基金 航空基金(04F18002)
关键词 多处理器 静态网络 仿真 并行矩阵乘 加速比 multi-processor static network simulation parallel matrix multiply accelerated rate
  • 相关文献

参考文献2

二级参考文献3

共引文献5

同被引文献7

  • 1贺占庄.一种多处理器并行计算机系统的设计[J].微电子学与计算机,2006,23(2):198-200. 被引量:7
  • 2Rixner S, Dally W J, Kapasi U J, et al. Memory access scheduling[C]//Proceedings of the 27th Annual International Symposium on Computer Architecture. USA, New York, ACM Press, 2000:128 - 138.
  • 3Jun Shao, Brian T Davis. A burst scheduling access reordering mechanism[C]//HPCA 2007: IEEE 13th International Symposium on High Performance Computer Architecture, IEEE Computer Society. USA: Michigan Technology University, 2007 : 285 - 294.
  • 4Rotithor H G, Osborne R B, Aboulenein N. Method and apparatus for out of order memory scheduling[M]. United States Patent 7127574, Intel Corporation, 2006.
  • 5Binkert N L, Dreslinski R G, Hsu L R, et al. The M5 simulator: modeling networked systems[ J ]. Micro, IEEE, 2006,26(4) : 52 - 60.
  • 6Standard Performance Evaluation Corporation. SPEC CPU2000 V1.2[S]. 2001.
  • 7McCalpin J D. Stream: sustainable memory bandwidth in high performance computers [ EB/OL ]. [ 2006 - 10 - 19 ]. http://www. cs. virginia, edu/stream/.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部