期刊文献+

Tradeoff between speed and static power dissipation of ultra-thin body SOI MOSFETs

Tradeoff between speed and static power dissipation of ultra-thin body SOI MOSFETs
下载PDF
导出
摘要 The speed performance and static power dissipation of the ultra-thin-body (UTB) MOSFETs have been comprehensively investigated, with both DC and AC behaviours considered. Source/drain extension width (Lsp) and silicon film thickness (tsi) are two independent parameters that influence the speed and static power dissipation of UTB siliconon-insulator (SOI) MOSFETs respectively, which can result in great design flexibility. Based on the different effects of physical and geometric parameters on device characteristics, a method to alleviate the contradiction between power dissipated and speed of UTB SOI MOSFETs is proposed. The optimal design regions of tsi and Lsp for low operating power and high performance logic applications are given, which may shed light on the design of UTB SOI MOSFETs. The speed performance and static power dissipation of the ultra-thin-body (UTB) MOSFETs have been comprehensively investigated, with both DC and AC behaviours considered. Source/drain extension width (Lsp) and silicon film thickness (tsi) are two independent parameters that influence the speed and static power dissipation of UTB siliconon-insulator (SOI) MOSFETs respectively, which can result in great design flexibility. Based on the different effects of physical and geometric parameters on device characteristics, a method to alleviate the contradiction between power dissipated and speed of UTB SOI MOSFETs is proposed. The optimal design regions of tsi and Lsp for low operating power and high performance logic applications are given, which may shed light on the design of UTB SOI MOSFETs.
出处 《Chinese Physics B》 SCIE EI CAS CSCD 2007年第6期1743-1747,共5页 中国物理B(英文版)
基金 Project supported by the National Natural Science Foundation of China (Grant No 60625403), the State Key Development Program for Basic Research of China (Grant No 2006CB302701).
关键词 ultra-thin-body SOI MOSFET simulation ultra-thin-body, SOI, MOSFET, simulation
  • 相关文献

参考文献11

  • 1Benini L 2003 Design Automation Conf., Proc. of the ASP-DAC 385-389
  • 2Xuan P, Kedzierski J, Subranmanian V, Bokor J, King T J and Hu C 2000 Device Research Conf. Dig. 67-68
  • 3Uchida K, Watanabe H, Kinoshita A, Koga J, Numata T and Takagi S I 2002 IEDM Tech. Dig. 47-50
  • 4Choi Y K, Ha D, King T J and Hu C 2001 VLSI. Syrup. Tech. 19-20
  • 5Vandooren A, Egley S, Zavala M, Franke A, Barr A, White T, Samavedam A, Mathew L, Schaeffer J, Pham D, Conner J, Dakshina-Murthy S, Nguyen B Y, White B, Orlowski M and Mogab J 2002 Teeh. Dig. Int. SOI Conf. 205-206
  • 6Choi Y K, Asano K, Lindert N, Subramanian V, King Tsu-Jae, and Bokor J 1999 IEDM Tech. Dig. 919-921
  • 7Adan A O, Higashi K and Fukushima Y 1999 IEEE Trans. Electron Devices. 46 729
  • 8Zheng Z S , Liu Z L, Zhang G Q , Li N, Fan K, Zhang E X , Yi W B ,Chen M and Wang X 2005 Chin. Phys. 14 565
  • 9Ma X H, Hao Y, Sun B G, Gao H X, Ren H X, Zhang J C, Zhang J F, Zhang X J and Zhang W D 2006 Chin. Phys. 15 196
  • 10DESSISe Manuals, ISE TCAD 8.0 (Switzerland)

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部