期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

面向TTA结构的可重定向周期精确模拟器的设计与实现

Design and Implementation of Retargetable Cycle-accurate Simulator for TTA
下载PDF
导出
摘要 给出了一种面向传输触发体系结构的可重定向周期精确模拟器的设计与实现。该模拟器能够在不修改的情况下,对不同的TTA硬件体系结构设计进行高效的模拟。同时提供了方便的用户自定义扩展指令的添加接口。为了加快模拟速度,提出了一种预解释模拟机制。 This paper presents the design and implementation of a retargetable cycle-accurate simulator for transport triggered architecture （TTA）. Different TTA hardware architecture can be simulated without modification of the simulator itself. Flexible interface to add user-custom instructions is also provided. To increase the simulation speed, a pre-interpretation mechanism is presented.
作者 岳虹 王志英 戴葵 赵学秘
机构地区 国防科学技术大学计算机学院
出处 《计算机工程》 CAS CSCD 北大核心 2007年第12期259-261,共3页 Computer Engineering
基金 国家自然科学基金资助项目(90407022)
关键词 周期精确模拟器 可重定向 传输触发体系结构 嵌入式片上系统 Cycle-accurate simulator Retargetable Transport triggered architecture（TTA） Embedded SoC
分类号 TP391 [自动化与计算机技术—计算机应用技术]
  • 相关文献

参考文献7

  • 1岳虹,沈立,戴葵,王志英.基于TTA的嵌入式ASIP设计[J].计算机研究与发展,2006,43(4):752-758. 被引量：9
  • 2Sykes D A,Molloy B A.The Design of an Efficient Simulator for the Pentium Pro Processor[C]//Proceedings of the 28th Winter Conference on Simulation Table of Contents,Coronado.1996:840-847.
  • 3Molloy B.The Validation of a Multiprocessor Simulator[C]// Proceedings of the Winter Simulation Conference.1993:625-631.
  • 4Zivojnovic V.DSP Processor/Compiler Co-design:A Quantitative Approach[D].Aachen University of Technology,1998.
  • 5Corporaal H.Transport Triggered Architectures:Design and Evaluation[D].Delft Univ.of Technology,1995-09.
  • 6Viterbi A J.Error Bounds for Convolutional Coding and an Asymptotically Optimum Decoding Algorithm[J].IEEE Transactions on Information Theory,1967,13(2):260-269.
  • 7Texas Instruments Inc.TMS320C64x DSP Library Programmer's Reference[Z].2002-04.

二级参考文献10

  • 1K.Keutzer,S.Malik,A.R.Newton.From ASIC to ASIP:The next design discontinuity.In:Proc.IEEE Int'l Conf.Computer Design.Los Alamitos,CA:IEEE Computer Society Press,2002.84～90
  • 2Manoj Kumar Jain,M.Balakrishnan,Anshul Kumar.ASIP design methodologies:Survey and issues.In:Proc.14th Int'l Conf.VLSI Design.Los Alamitos,CA:IEEE Computer Society Press,2001.76～81
  • 3A.D.Gloria,P.Faraboschi.An evaluation system for application specific architectures.In:Proc.23rd Annual Workshop and Symposium on Microprogramming and Microarchitecture.(Micro 23).New York:ACM Press,1990.80～89
  • 4N.Ghazal,R.Newton,Jan Rabaey.Retargetable estimation scheme for DSP architectnre selection.In:Proc.Asia and South Pacific Design Automation Conf.2000 (ASP-DAC 2000).New York:ACM Press,2000.485～489
  • 5Henk Corporaal.Transport triggered architectures:Design and evaluation:[Ph.D.dissertation].Netherlands:Delft Univ.of Technology,1995
  • 6Jan Hoogerbrugge.Code generation for transport triggered architectures:[Ph.D.dissertation].Netherlands:Delft Univ.of Technology,1996
  • 7Johannes A.A.J.Janssen.Compilation strategies for transport triggered architectures:[Ph.D.dissertation].Netherlands:Delft University of Technology,2001
  • 8R.G.Matthew,S.R.Jeffery,Dan Ernst.Mibench:A free,commercially representative embedded benchmark suite.In:Proc.IEEE 4th Annual Workshop on Workload Characterization.Los Alamitos,CA:IEEE Computer Society Press,2001
  • 9Henk Corporaal.Microprocessor Architecture from VLIW to TTA.New York:John Wiley & Sons Ltd,1998
  • 10D.A.Patterson,J.L.Hennessy.Computer Architecture:A Quantitative Approach.3rd ed.San Francisco:Morgan Kaufman,2002

共引文献8

计算机工程
2007年 第12期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部