期刊文献+

多扫描链测试集的分组标准向量压缩法

Standard Vector Compression Based on Test Set Grouping for Multiple Scan Chains
下载PDF
导出
摘要 针对相容压缩方法对确定位分布不平衡的测试数据集的压缩效果不佳的问题,将测试集按多扫描链结构排列后,根据向量之间相同相容关系的数目将测试集划分为若干组,分别对各组实行相容压缩;再次排列后,用标准向量差分法进行差分,并运用距离标记法对差分向量作第二次压缩.该方法对确定位分布不平衡的测试集有较高的压缩率,且向量差分时所需的循环移位寄存器数目少. To cope with the problem that the compatible compression is inefficient for the test set with unbalanced distributed deterministic bits. This paper proposes the following method. First, the test set is formatted according to the multiple scan chains. Then it is divided into several groups by the number of same compatible relations among vectors. And each group does the compatible compression. Next, the results are rearranged and the differences vectors are gained by standard vector difference method. Finally, the differences vectors are compressed using the distance-marking method. This method performs well in compressing the unbalanced distribution of the deterministic bits, and the number of the cyclical scan registers is small.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2007年第6期686-691,共6页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金重大研究计划(90407008) 国家自然科学基金重点项目(60633060) 安徽省自然科学基金(050420103)
关键词 多扫描链 测试集分组 相容压缩 标准向量差分法 距离标记法 multiple scan chains test set grouping compatible compression standard vector differencemethod distance-marking method
  • 相关文献

参考文献9

  • 1梁华国,聚贝勒.海伦布昂特,汉斯-耶西姆.冯特利希.一种基于折叠计数器重新播种的确定自测试方案[J].计算机研究与发展,2001,38(8):931-938. 被引量:44
  • 2Swaminathan S,Chakrabarty K.On using twisted-ring counters for test set embedding in BIST[J].Journal of Electronic Testing:Theory and Applications,2001,17(6):529-542
  • 3梁华国,方祥圣,蒋翠云,欧阳一鸣,易茂祥.一种选择折叠计数状态转移的BIST方案[J].计算机研究与发展,2006,43(2):343-349. 被引量:12
  • 4Chandra A,Chakrabarty K.System-on-a-chip test data compression and decompression architectures based on Golomb codes[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2001,20(3):355-368
  • 5Chandra A,Chakrabarty K.Test data compression and testresource partitioning for system-on-a-chip using frequencydirected run-length(FDR)codes[J].IEEE Transactions on Computers,2003,52(8):1076-1088
  • 6Jas A,Ghosh-Dastidar J,Ng M-E,et al.An efficient test vector compression scheme using selective Huffman coding[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2003,22(6):797-806
  • 7Tehranipour M,Nourani M,Chakrabarty K.Nine-coded compression technique with application to reduced pin-count testing and flexible on-chip decompression[C]//Proceedings of IEEE/ACM Design,Automation and Test in EuropeConference,Paris,2004:284-289
  • 8梁华国,蒋翠云.基于交替与连续长度码的有效测试数据压缩和解压[J].计算机学报,2004,27(4):548-554. 被引量:70
  • 9Li Lei,Chakrabarty Krishnendu,Touba Nur A.Test data compression using dictionaries with selective entries and fixedlength indices[J].ACM Transactions on Design Automation of Electronic Systems,2003,8(4):470-490

二级参考文献22

  • 1M. Abramoviei, M. Breuer, A. Friedman. Digital Systems Testing and Testable Design. New York: Computer Science Press, 1990.
  • 2S. Hellebrand, J. Rajski, S. Tarnick, et al. Built-in test for circuits with scan based on reseeding of multiple-polynomial linear-feedback shift registers. IEEE Trans. Computers. 1995, 44(2):223-233.
  • 3A. Chandra, K. Chakrabarty. Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes. IEEE Trans. Computers, 2003, 52(8): 1076-1088.
  • 4Abhijit Jas, Jayabrata Ghosh-Dastidar, Mom-Eng Ng, et al. An efficient test vector compression scheme using selective Huffman coding. IEEE Trans. CAD of Integrated Circuits and Systems,2003, 22(6) : 797-806.
  • 5A. Chandra, K. Chakrabarty, Test data compression for system-on-a-chip using Golomb codes. IEEE VLSI Test Symp,Montreal, Canada, 2000.
  • 6Armin Wuertenberger, Christofer S. Tautermann, Sybille Hellehrand. A hybrid coding strategy for optimized test data compression. IEEE lath Test Conf., Charlotte, NC, USA,2003.
  • 7F. Brglez, et al, Accelerated ATPG and fault grading via testability analysis, IEEE Int'1 Symp, Circuits and Systems,Kyho, 1985.
  • 8F. Brglez, D. Bryan, K. Kozminski. Combinational profiles of sequential benchmark circuits. IEEE Int'1 Syrup. Circuits on Systems, Portland, 1989.
  • 9Chen C A,IEEE Trans Computer Aided Design Circuits Systems,1998年,17卷,8期,692页
  • 10Chen C A,Proc IEEE Int Test Conf,1995年,814页

共引文献105

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部