期刊文献+

大功率LED封装界面材料的热分析 被引量:21

Thermal Analysis of Interface Materials in High-power Light-emitting Diode Packages
下载PDF
导出
摘要 基于简单的大功率LED器件的封装结构,利用ANSYS有限元分析软件进行了热分析,比较了四种不同界面材料LED封装结构的温度场分布。同时对纳米银焊膏低温烧结和Sn63Pb37连接时的热应力分布进行了对比,得出纳米银焊膏低温烧结粘接有着更好的热机械性能。 Based on a simple-structure package, thermal analysis with ANSYS software for high-power LED was presented. Temperature fields of different interface materials were compared. Compared with thermal stresses fields of low-temperature nanosilver sintered paste and Sn63Pb37 interface materials. The result showed that the novel low-temperature nanosilver sintering technology had better thermomechanical properties.
作者 齐昆 陈旭
出处 《电子与封装》 2007年第6期8-12,48,共6页 Electronics & Packaging
基金 国家杰出青年基金-海外青年学者合作基金(50528506) 高等学校学科创新引智计划资助(B06006)
关键词 大功率LED 界面材料 热分析 热应力 纳米银焊膏低温烧结 high-power LED interface materials thermal analysis thermal stress low-temperature nanosilver sintering
  • 相关文献

参考文献5

二级参考文献34

  • 1Tummala R R,Garrou P,Gupta T K,et al.Microelectronics Packaging Handbook:Semiconductor Packaging,Part Ⅱ[M].New York:Chapman & Hall,1997.285-293.
  • 2Haque S,Xing Kun,Lin Ray-Lee,et al.An innovative technique for packaging power electronics building blocks using metal posts interconnected parallel plate structures[J].IEEE Trans Adv Packg,1999,22(2):136-144.
  • 3Moon K S,Dong Hai,Pothukuchi S,et al.Nano metal particles for low temperature interconnect technology[A].2004 Electronic Components and Technology Conference[C].2004.1983-1988.
  • 4Wong Wai Kwan,Vaidyanathan Kripesh,Mahadevan K Iyer,et al,Low temperature sintering process for deposition of nano-structured metal for nano IC packaging[A].2003.Electronics Packaging Technology Conference[C].2003.551-556.
  • 5Bai John G.,Zhang Zhiye,Calata Jesus N,et al.Low-temperature sintered nanoscale silver as a novel semiconductor device-metallized substrate interconnect material[J].IEEE Trans Compon Packg Technol,2006,29,in pressed.
  • 6Lu G-Q,Calata Jesus N,Zhang Zhiye,et al.A lead-free,low-temperature sintering die-attach technique for high performance and high-temperature packaging[A].Proceeding of High Density Microsystem Design and Packaging and Component Failure Analysis[C].HDP '04,2004.42-46.
  • 7Bell N B,DiAntonio C B,Dimos D B,et al.Development of conductivity in low conversion temperature silver pastes via addition of nanoparticles[J].J Mater Res,2002,17(9):2423-2432.
  • 8Hopkins D C,Mathuna S C O,Alderman A N,et al.A framework for developing power electronics packaging[A].Proc of the IEEE Applied Power Electronics Conference[C].1998.1:9-15.
  • 9Liu Xingsheng,Lu Guo-Quan.Power chip interconnection:from wire bonding to area bonding[J].Int J Microcircuits Electron Packg,2000,23(4):407-413.
  • 10Mannion P.MOSFETs break out of the shackles of wirebonding[J].Electron Design,1999,47(6):36-42.

共引文献166

同被引文献138

引证文献21

二级引证文献131

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部