1[1]IEEE Std 1800TM-2005 IEEE Standard for SystemVerilog--Unified Hardware Design,Specification,and Verification Language
2[2]Janick Bergeron & Eduard Cerny & Alan Hunter & Andrew Nightingale 《Verification Methodology Manual for SystemVerilog》 Springers 2006 Synopsys,Inc and ARM Limited