期刊文献+

基于小波分析和神经网络的模拟电路故障诊断方法 被引量:10

A Method for Fault Diagnosis of Analog Circuits Based on Neural Network and Wavelet Analysis
下载PDF
导出
摘要 提出了一种基于神经网络和小波分析的模拟电路故障诊断的系统方法。该方法通过对电路的可测性测度计算,选择电路的最佳测试节点,然后利用小波分析作为特征提取手段提取电路的故障特征向量,经归一化和主元分析(PCA)处理后,得到最优特征向量,最后输入到神经网络实现电路故障诊断。计算机仿真结果表明该方法具有更好的故障分辨率。 A systematic method for fault diagnosis of analogue circuits based on the combination of neural network and wavelet analysis is presented, the proposed method calculates the testability of the circuit then uses wavelet analysis as a tool to extract the best optimal feature information, the features are applied to the proposed neural network and the fault pattern are classified. The simulation result shows that the proposed method can classify the faults well.
出处 《微电子学与计算机》 CSCD 北大核心 2007年第7期43-46,共4页 Microelectronics & Computer
基金 湖南省教育厅项目(04C346 05C404)
关键词 小波分析 神经网络 模拟电路 故障诊断 wavelet analysis neural network analogue circuits fault diagnosis
  • 相关文献

参考文献4

  • 1Spain R,Upadhyaya S.Linear circuit fault diagnosis using neuromorphic analyzers[J].IEEE trans.Circuits,1997,44(3):188-196.
  • 2Sorsa T,Koivo H N,Koivisto H.Neural network in process fault diagnosis[J].IEEE Trans.Instrum.Meas,1991,21(4):815-825.
  • 3Aminian F,Aminian M,Collins H W.Analog fault diagnosis of actual circuits using neural networks[J].IEEE Trans.Instrum.Means,2002,51 (3):544-550.
  • 4孙秀斌,陈光(?),谢永乐.模拟集成电路的测试节点选择[J].电子与信息学报,2004,26(4):645-650. 被引量:16

二级参考文献7

  • 1Fedi G, Luchetta A, Manetti S, Piccirilli M C. A new symbolic method for analog circuit testability evaluation. IEEE Trans. on Instrumentation and Measurement, 1998, 47(2): 554-565.
  • 2Berkowitz R S. Conditions for network-element-value solvability. IEEE Trans. on Circuit Theory,1962, CT-9(1): 24-29.
  • 3Sakes R. A measure of testability and its application to test point selection theory. in Proc. of the 20th Midwest Symposium on Circuits and Systems, Lubbock, Texas Tech. Univ., 1977: 576-583.
  • 4Liberatore A, Manetti S, Piccirilli M C. A new efficient method for analog circuit testability measurement. in Proc. of Instrumentation and Measurement Technology Conference, Hamamatsu,Japan, 1994: 193-196.
  • 5Tao Pi, C. -J. Richard Shi. Analog testability analysis by determinant-decision-diagrams based symbolic analysis. in Proc. of the ASP-DAC 2000, Yokohama, Japan, 2000: 541-546.
  • 6Manthe A, C. -J. Richard Shi. Lower bound based DDD minimization for efficient symbolic circuit analysis. in Proc. of 2001 IEEE International Conference on Computer Design, Los Alamitos,California, 2001: 374-379.
  • 7Xiangdong Tan, C. -J. Richard Shi. Hierarchical symbolic analysts of large analog circuits with determinant decision diagrams. in Proc. of the 1998 IEEE International Symposium on Circuits and Systems, Monterey, CA, 1998: 318-321.

共引文献15

同被引文献60

引证文献10

二级引证文献53

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部