期刊文献+

一种基于状态转换图的时序电路等价验证算法 被引量:1

A Sequential Equivalence Checking Algorithm Based on State Transfer Graph
下载PDF
导出
摘要 提出一种基于状态转换图的时序电路等价验证算法。此算法通过验证两时序电路的状态转换图是否同构,得到两电路是否等价的信息。若两状态转换图同构,则两图中的状态可一一匹配为等价状态对,算法将状态转换图存储为待验证等价状态对的形式,若所有待验证等价状态对均为等价,则两时序电路等价,反之,则不等价。此算法对ISCAS89测试电路进行验证,与基于BDD方法的SIS系统和基于时间帧展开算法相比,均有较好的结果。 A sequential equivalence checking algorithm based on state transfer graph is presented. The state transfer graphs' isomorphism is checked to see the corresponding circuits' equivalence. If the two state transfer graphs are isomorphic, the states in two different graphs can be matched as equal state pairs. The algorithm presented stores the state transfer graph as state pairs. If all the state pairs stored are checked to be equal, the two circuits have the same sequential behavior. Experiments on ISCAS89 circuits show that the presented algorithm has a promising elapsed time comparing to the algorithm based on BDD and frame expansion.
作者 魏萌 唐璞山
出处 《微电子学与计算机》 CSCD 北大核心 2007年第7期112-114,共3页 Microelectronics & Computer
基金 国家自然科学基金项目(90207002)
关键词 时序电路等价验证 状态转换图 状态对 sequential equivalence checking state transfer diagram state pair
  • 相关文献

参考文献5

  • 1刘有耀,韩俊刚.属性说明语言在基于断言的硬件验证中的应用[J].微电子学与计算机,2006,23(5):109-111. 被引量:4
  • 2Wedler M,Stoffel D,Kunz W.Improving structural FSM traversal by constraint-satisfying logic simulation VLSI[C].IEEE Computer Society Annual Symposium,2002:134-141.
  • 3Eijk van.Sequential equivalence checking without state space traversal[A].Design,Automation and Test in Europe[C].1998:618-623.
  • 4Huang S Y,Cheng K T.Formal equivalence checking and design debugging[M].Dordrecht:Kluwer Academic Publishers,1998.
  • 5The SIS Group.SIS:A System for Sequential Circuit Synthesis[R].California:University of California Berkeley,1992.

二级参考文献3

  • 1Nir Hamzani.A Taste of PSL,SITAL Technology,ASIC & FPGA Conference,May 2004
  • 2Ben Cohen etc.Using PSL/Sugar for Formal and Dynamic Verification 2nd Edition,VhdlCohen Publishing Los Angeles,California,2004
  • 3Accellera,Property Specification Language Reference Manual Version 1.1,June 2004

共引文献3

同被引文献7

  • 1郑飞君,杨军,葛海通,严晓浪.面向等价性验证的锁存器匹配算法[J].浙江大学学报(工学版),2006,40(8):1293-1296. 被引量:2
  • 2柯宪明,唐璞山.结合模拟蕴含技术的电路验证方法[J].微电子学与计算机,2007,24(2):58-61. 被引量:3
  • 3Hassoun S, Sasao T, Brayton R K. Logic synthesis and verification [M]. Boston: Dordrecht/London. Kluwer Academic Publishers. 2002.
  • 4Kelvin Ng, Prasad M R, Mukherjee R, et al. Solving the latch mapping problem in an industrial setting[Cl//Proceedings of IEEE/ACM Design Automation Conference (DAC). USA, Anaheim, CA, 2003:442-447.
  • 5Anastasakis D, Damiano R. A practical and efficient method for compare-point matching[C]//DAC. USA, New Orleans, LA, 2002:305 -310.
  • 6Burch J R, Singhal V. Robust latch mapping for combinational equivalence checking[C]//Proceedings of IEEE International Conference on Computer - Aided Design ( ICCAD). USA: San Jose, CA, 1998: 563-569.
  • 7Mohnke J, Molitor P, Malik S. Establishing latch correspondence for sequential circuits using distinguishing Signatures[C]//Proceedings of IEEE Midwest Symposium on Circuits and Systems (MWSK2AS). Sacramento, CA, USA, 1997.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部