摘要
设计了一种适于嵌入式FPGA应用的可重构Σ-Δ调制器,并采用高效的流水线结构实现,它能够被设置为3阶或5阶,可支持不同字长(16-/18-/20-/24-位)PCM数据的满幅输入。通过Matlab仿真,针对16位、44.1 kHz、过采样率为128的输入信号,工作在三阶情况下的调制器可以获得超过100 dB的信噪比(SNR);而在输入为24位1、92 kHz、过采样率为32时,工作在5阶情况下的调制器的信噪比(SNR)超过了150 dB,很好地抑制了通带内的噪声。
A re-configurable E-A modulator suitable for embedded FPGA application is designed, which can be configured as 3rd- or 5th-order SDM and accept 16-/18-/20-/24-bit PCM data input in full scale. Simulation using Matlab show that, for 44. 1 kHz, 16-bit input signal with 128 oversampling ratio, the modulator configured as 3rd- order can achieve a signal-to-noise ratio over 100 dB, and for 192 kHz, 24-bit input signals with 32 oversampling ratio, the modulator configured as 5th-order can achieve a signal-to-noise ratio over 150 dB.
出处
《微电子学》
CAS
CSCD
北大核心
2007年第3期432-435,439,共5页
Microelectronics
基金
上海-应用材料发展研究基金资助项目(AM-0513AM-0508)