期刊文献+

SONOS非挥发性存储器件的研究进展 被引量:2

Research Progress of SONOS Nonvolatile Memory Device
下载PDF
导出
摘要 随着非挥发性存储器件的尺寸持续缩小,SONOS结构存储器件又重新被重视.简单介绍超短栅长SONOS器件和2bit SONOS器件,重点介绍改进氮化硅层和应用high-K材料,来改善SONOS器件性能的研究.认为只要解决high-K材料在非挥发性存储器件中的应用,具有好的发展前景. Due to scaling down of nonvolatile memory device, SONOS configuration memory is regarded again. Ultrashort SONOS device and two-bit SONOS device are introduced, and the schemes of changing silicon nitride layer and applying high-K material to improve performance of SONOS device are reviewed. Applying high-K material in nonvolatile memory device should be more promising.
出处 《电子器件》 CAS 2007年第4期1211-1215,共5页 Chinese Journal of Electron Devices
基金 上海交通大学青年教师校内科研启动基金 海市科委重大项目资助(03DZ14025) 上海交大青年科研项目基金支助
关键词 SONOS器件 非挥发性存储器件 HIGH-K SONOS device nonvolatile memory device high-k
  • 相关文献

参考文献18

  • 1Yu Wang,White Marvin H.An Analytical Retention Model for SONOS Nonvolatile Memory Devices in the Excess Electron State[J].Solid-State Electronics,2005,49:97-107.
  • 2van Schaijk Rob,van Duuren Michiel,Wan Yuet Mei,et al.Oxide-Nitride-Oxide Layer Optimisation for Reliable Embedded SONOS Memories[J].Microelectronic Engineering,2004,72:395-398.
  • 3Bu Jiankang,White Marvin H.Improvement in Retention Reliability of SONOS Nonvolatile Memory Devices by Two-step High Temperature Deuterium Anneals[C]//Reliability Physics Symposium,2001.Proceedings.39th Annual.2001 IEEE International,2001:52-56.
  • 4Moon Kyung Kim,Chae S D,Chae H S,et al.Ultrashort SONOS Memories[J].Nanotechnology,IEEE Transactions on,2004,3(4):417-424.
  • 5Sung Suk-Kang,Park Il-Han,Lee Chang Ju,et al.Fabrication and Program/Erase Characteristics of 30 nm SONOS Nonvolatile Memory Devices[J].Nanotechnology,IEEE Transactions on,2003,2(4):258-264.
  • 6Ilan Bloom,Paolo Pavan,Boaz Eitan.NROMTM-a New Technology for Non-Volatile Memory Products[J].Solid-State Electronics,2002,46:1757-1763.
  • 7Yong Kyu Lee,Tae-Hun Kim,Sang Hoon Lee,et al.Twin-Bit Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) Memory by Inverted Sidewall Patterning (TSM-ISP)[J].Nanotechnology,IEEE Transactions on,2003,2(4):246-252.
  • 8Yong Kyu Lee,Ki Whan Song,Jae Woong Hyun,et al.Twin SONOS Memory With 30 nm Storage Nodes Under a Merged Gate Fabricated With Inverted Sidewall and Damascene Process[J].Electron Device Letters,IEEE,2004,25(5):317-319.
  • 9Choi B Y,Park B G,Lee J D,et al.Reliable 2-bit /cell NVM Technology Using Twin SONOS Memory Transistor[J].Electronics Letters,2005,41(19):1086-1087.
  • 10Wu Kuo-Hong,Chien Hua-Ching,Chan Chih-Chiang,et al.SONOS Device with Tapered Bandgap Nitride Layer[J].IEEE Transactions on Electron Devices,2005,52(5):987-992.

同被引文献27

  • 1李蕾蕾,刘红侠,于宗光,郝跃.恒流应力下E^2PROM隧道氧化层的退化特性研究[J].物理学报,2006,55(5):2459-2463. 被引量:3
  • 2房少华,程秀兰,黄晔,顾怀怀.DFT方法研究掺杂氮化硅对SONOS器件保持性能的作用[J].物理学报,2007,56(11):6634-6641. 被引量:2
  • 3Kuesters K H,Ludwig C,Mikolajick T,Nagel N,Specht M,Pissors V,Schulze N,Stein N,Willer J. ICSICT’’06.8th International Conference on Solid-State and Integrated Circuit Technology . 2006
  • 4Musseau O. IEEE Transactions on Nuclear Science . 1996
  • 5Schwank J R,Ferlet-Cavrois V,Shaneyfelt M R,Paillet P,Dodd P E. IEEE Transactions on Nuclear Science . 2003
  • 6Du P Y,Lue H T,Wang S Y,Huang T Y,Hsieh K Y,Liu R,Lu C Y. IEEE Transactions on Electron Devices . 2008
  • 7Zhao F Z,Liu M X,Guo T L,Liu G,Hai C H,Han Z S,Yang S C,Li R B,Lin D S,Chen W. Chin.Phys.B . 2008
  • 8Draper B,Dockerty R,Shaneyfelt M,Habermehl S,Murray J. IEEE Transactions on Nuclear Science . 2008
  • 9Wu K H,Chien H C,Chan C C. IEEE Transactions on Electron De vices . 2005
  • 10Chien H C,Kao C H,Chang J W. Microelectronics Journal . 2005

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部