期刊文献+

锁相环中的充电泵电路的研究 被引量:1

Research on Circuitry of Charge Pump in Phase-Locked Loop
下载PDF
导出
摘要 针对消除传统电荷泵电路存在的MOS开关的电荷注入效应,时钟馈通效应,电荷泄露和充放电电流失配等产生的锁相环的相位偏差问题,设计了两种新型的电荷泵电路.这两种电路的设计和仿真采用了0.6μm CMOS工艺,电源电压为5V,功耗分别为0.65 mW和0.7 mW.仿真结果表明,两种新型电荷泵电路的转换速度得到了提高,输出电压近似于电源电压到地的全摆幅并具有稳定的充放电步长,可用于高速锁相环电路. Two novel structure of charge-pump circuitry for overcoming the traditional charge-pump's problems of phase-offset in PLL is designed. The circuits design and simulation are based on 0. 6μm CMOS technology, the power supply is 5 V and the power consumptions of two charge-pump are 0. 65 mW and 0. 7 mW. Simulation resuits show that the charge-pump switch speed is increased, the output voltage is close to rail to rail of power supply and charge and discharge step of output voltage is equal and: stable. The circuit has an excellent performance for high-frequency PLL application.
出处 《电子器件》 CAS 2007年第4期1226-1229,共4页 Chinese Journal of Electron Devices
基金 江苏省"六大人才高峰"第二批项目资助项目:"低噪声集成电路电压调节器"
关键词 电荷泵 锁相环 相位偏差 转换速度 charge pump phase-locked loop phase-offset switch speed
  • 相关文献

参考文献8

  • 1Yang H C,Lee L K.A Low Jitter 0.3-165 MHz CMOS PLL Frequency Synthesizer for 3V/5V Operation[J].IEEE J SSC,1997,32 (4):582-586.
  • 2Lee J S,Keel M S,Lim S I.Charge Pump with Perfect Current Matching Characteristics in Phase Locked Loops[J].IEEE Ele Lett,2000,36 (23):1907-1908.
  • 3Allstot D J,Liang G,Yang H C.Current-Mode Logic Techniques for CMOS Mixed-Mode[J].ASIC's proc IEEE CICC 1991,25 (2):1-4.
  • 4Arker J F,Ray D A.A 1.6 GHz CMOS PLL with On-Chip Loop Filter[J].IEEE J SSC,1998,33 (3):337-343.
  • 5Kyooh Lim,Chan-Hong park,Dal-Soo kim.A Low-Noise Phase-Locked Loop Design by Loop Bandwidth Optimization[J].IEEE J SSC,2000,35(6):807-815.
  • 6Yang I,Greason J,Wang K.A PLL Clock Generator with 5 to 110 MHz of Lock Range for Microprocessors[J].IEEE J SSC,1992,27 (11):1599-1607.
  • 7Maneatis J.Low Jitter Process Independent DLL and PLL Based on Self-Biased Techniques[J].IEEE J SSC,1996,31 (11):1723-1733.
  • 8Maxim A,Scott B,Schneider E.A Low Jitter 125-1250 MHz Process Independent 0.18 μm CMOS PLL-Based on a Sample-Reset Loop Filter[J].IEEE J SSC,2001,36 (11):1673-1683.

同被引文献7

  • 1满家汉,赵坤.差分LC VCO的设计方法[J].电子器件,2005,28(4):809-812. 被引量:5
  • 2Shu Keliu. A 2.4 GHz Monolithic Fractional-N Frequency Synthesizerwith Robust Phase-Switching Prescaler and Loop Capacitance Multiplier[ J]. IEEE Journal of Solid-State Circuits,2003,38 ( 6 ) : 866-874.
  • 3张厥胜,郑继禹,万心平.锁相技术[M].西安电子科技大学出版社,2006:19-23.
  • 4Adrian Maxim. A 2-5 GHz Low Jitter O. 13 p. m CMOS PLL Using a Dynamic Current Matching Charge-pump and a Noise Attenuating Loop-Filter. IEEE 2004 Custom Integrated Circuits Conference, 2004:147-150.
  • 5Hung Chih-Ming. A Fully Integrated 1.5 V 5.5 GHz CMOS Phase- Locked Loop. IEEE Journal of Solid-State Circuits, 2002,37 (4) : 521-525.
  • 6陈鑫,邓小莺.Matlab环境下的全数字锁相环仿真模型[J].微电子学,2007,37(4):489-493. 被引量:13
  • 7王礼生,赵信,刘晓强.三阶自偏置锁相环的数学建模与稳定性分析[J].中国集成电路,2010,19(5):33-37. 被引量:2

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部