期刊文献+

基于蚂蚁路径的I_(DDT)测试生成 被引量:3

I_(DDT) Test Generation Based on Ant Algorithm
下载PDF
导出
摘要 始于90年代的瞬态电流测试(I_(DDT) Testing)法可以检测出传统的电压测试法和稳态电流测试法所不能检测出的集成电路故障。瞬态电流测试产生需要一次产生两个或两个以上向量。其测试向量产生比较复杂,寻找高效的测试向量产生算法对提高测试效率具有重要意义。提出了一种基于模拟测试的蚂蚁路径瞬态电流测试产生算法。通过蚂蚁算法的自适应与正反馈的特点,寻找出一条测试集成电路故障的最佳路径,该算法思想简单,易于实现。通过SPICE模拟验证表明测试产生的结果是有效的。 IDDT testing originating in the nineties can check integrated circuit fault which can not be checked through the voltage testing and IDDQtesting. IDDT testing needs to generate two or more vectors at a time. The testing generation algorithm is complex. So finding an efficient algorithm has important signification for improving the testing. This paper proposes a new algorithm for transient current test generation based on ant route in simulation test, and finds one of the best ways of checking integrated circuit fault using the feature of self-accomodation and positive feedback in ant algorithm. The algorithm is very simple and easy to realize. SPICE simulation tests show that the test result is efficient.
出处 《科学技术与工程》 2007年第17期4364-4368,共5页 Science Technology and Engineering
基金 国家自然科学基金(60173042)资助
关键词 瞬态电流 蚂蚁算法 SPICE模拟 测试产生 transient current ant algorithm SPICE simulation test generation
  • 相关文献

参考文献6

  • 1[2]Su S,Makki R,Nagle T.Transient power supply current testing of digital CMOS Circuits.Proceedings of International Test Conference,1999 ;5:892-901
  • 2[3]Rius J,Figueras J.Exploring the Combination of IDDQ and IDDT Testing:Energy Testing.Proceedings of the Design,Automation and Test in Europe Conference and Exhibition,1999;543-548
  • 3[4]Min Yinghua,Kuang Jishun,Niu Xiaoyan.At-speed current testing.In:Proceedings of IEEE the 12th Asian Test Symposium.Xi'an,2003 ;396-399
  • 4李立健,闵应骅.基于布尔过程的组合电路波形模拟[J].计算机辅助设计与图形学学报,2001,13(3):242-246. 被引量:9
  • 5[7]Yinghua Min,Zhuxing Zhao,Zhongcheng Li.Iddt testing.Proc IEEE 6th ATS.Akita,Japan:IEEE Press,1997 ;378-383
  • 6许川佩,李智,莫玮.基于蚂蚁算法和遗传算法的时序电路测试生成[J].电子与信息学报,2005,27(7):1157-1161. 被引量:6

二级参考文献9

  • 1Min Y,Sci China E,1997年,40卷,3期,250页
  • 2Wang Z,Proceedings of 27th ACM/IEEE Design Automation Conference,1990年,491页
  • 3Niermann T M, Patel J H. HITEC: A test generation package for sequential circuits. Proc. European Conf. Design Automation, Amsterdam, the Netherlands, 1992:214 - 218.
  • 4Cabodi G, Camurati P, Quer S. Symbolic exploration of large circuits with enhanced forward/backward traversals. Proc.EURODAC, Grenoble, Fr., 1994:22 - 27.
  • 5Saab D G, Saab Y G, Abraham J A. CRIS: A test cultivation program for sequential VLSI circuits. Proc. Int. Conf. Computer -Aided Design, Santa Clara, USA, 1992:216 - 219.
  • 6Rudnick E M, Patel J H, Greenstein G S, Niermann T M.Sequential circuit test generation in a genetic algorithm framework. Proc. Design Automation Conf., San Diego, USA,1994:698- 704.
  • 7Hsiao M S, Rudnick E M, Patel J H. Dynamic state traversal for sequential circuit test generation. ACM Trans. on Design Automation of Electronic Systems, 2000, 5(2): 548 - 565.
  • 8李智,许川佩,陈光.基于蚂蚁算法的同步时序电路初始化研究[J].电子测量与仪器学报,2002,16(4):33-39. 被引量:6
  • 9李智,许川佩,莫玮,陈光■.基于蚂蚁算法和遗传算法的同步时序电路初始化[J].电子学报,2003,31(8):1276-1280. 被引量:10

共引文献13

同被引文献26

引证文献3

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部