期刊文献+

高压LDMOS I-V特性宏模型的建立 被引量:1

Creation of the I-V Characteristic Macromodel for High Voltage LDMOS
下载PDF
导出
摘要 目前LDMOS已经广泛应用于功率集成电路和微波集成电路中,建立LDMOS的SPICE等效电路变得很重要。以往的模型都是将LDMOS分为线性区和饱和区两段来分析,公式复杂而且计算量大。因此在数值模拟的基础上提出了全导通区域的伏安特性方程,建立了LDMOSI-V特性的宏模型。该模型的特点是参数少,易于提取,得到的SPICE等效电路简单,仿真容易收敛。 Lateral double-diffused MOSFET (LDMOS) is widely used in power integrated circuits and microwave integrated circuits. So creating equivalent circuit of LDMOS is becoming more important. The previous models divided the on-state region of LDMOS into two parts, linear region and saturation region. The formulas and equivalent circuits are very complicated. This paper presents an I-V equation that is available in the whole on-state region by numerical simulation, and creates the I-V Characteristic Macromodel. The model contains fewer parameters easily extracted. Then we obtain a simpler equivalent circuit. Convergence becomes easier when using this equivalent circuit to simulate power integrated circuits.
出处 《微电子学与计算机》 CSCD 北大核心 2007年第8期11-13,共3页 Microelectronics & Computer
基金 国家自然科学基金项目(60576066)
关键词 横向双扩散MOS管 宏模型 等效电路 LDMOS macromodel equivalent circuit
  • 相关文献

参考文献5

  • 1Pocha M D.A computer-aided design model for highvoltage double diffused MOS (DMOS) transistors[J].IEEE J SC,1976,11 (5):718-725
  • 2Cleasen H R,Zee Piet Ven Der.An accurateDC model for high-voltage lateral DMOS transistors suited for CAD[J].IEEE Trans ED,1986,33(12):1964-1970
  • 3Kim Y S,fossum J G.Physical DMOST modeling for highvoltage IC CAD[J].IEEE Trans ED,1990,37(3):797-803
  • 4Tang C W,Tong K Y.A compact large signal model of LDMOS[J].Solid-State Electronics,2002,46(12):2111-2115
  • 5Vishnu Khemka,Vijay P,Zhu Ronghua,et al.Detection and optimization of temperature distribution across largearea power MOSFETs to Improve Energy Capability[J].IEEE Trans ED,2004,51 (6):1025-1032

同被引文献6

  • 1罗小蓉,李肇基,张波,郭宇锋,唐新伟.屏蔽槽SOI高压器件新结构和耐压机理[J].Journal of Semiconductors,2005,26(11):2154-2158. 被引量:14
  • 2乔明,张波,李肇基,方健,周贤达.背栅效应对SOI横向高压器件击穿特性的影响[J].物理学报,2007,56(7):3990-3995. 被引量:7
  • 3Tadikonda R, Hardikar S, Narayanan E M S. Realizing high breakdown voltages (> 600V) in partial SOI Technology[ J ]. Solid - State Electronics, 2004 (48) : 1655 - 1660.
  • 4Luo X R, Li Z J, Zhang B. New high - voltage ( > 1200 V) MOSFET with the charge trenches on partial SOI[J]. IEEE Trans Electron Device, 2008,55(7) : 1756- 1761.
  • 5Schwantes S, Florian T, Dietz F, et al. Analysis of the back - gate effect on the breakdown behaviour of SOI LDMOS transistors[C]//ESSCIRC 2004 - Proceedings of the 34th European Solid - State Device Research Conference. New York: Institute of Electrical and Electronics Engineers Inc, 2004: 253 - 256.
  • 6吴秀龙,陈军宁,柯导明.全耗尽SOI LDMOS阈值电压的解析模型[J].微电子学与计算机,2007,24(11):17-20. 被引量:5

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部