期刊文献+

带p埋层表面注入硅基LDMOS模型与优化 被引量:4

Analytical Model and Optimization of Bulk-Silicon Surface Implanted LDMOS with p Buried Layer
下载PDF
导出
摘要 提出一种带p埋层的表面注入硅基LDMOS高压器件新结构,称为BSI LDMOS(surface implanted LDMOS with pburied layer).通过表面注入n+薄层降低导通电阻,p埋层不但改善横向表面电场分布,提高击穿电压,而且增大漂移区优化浓度.求解电势的二维Poisson方程,获得表面电场和击穿电压的解析式,研究结构参数对表面电场和击穿电压的影响,数值与解析结果吻合较好.结果表明:与常规结构相比较,BSI LDMOS大大改善了击穿电压和导通电阻的折衷关系. A novel bulk-silicon surface implanted device with a p buried layer is proposed,and an analytical model for the surface electrical field distributions and breakdown voltage is developed. The on-resistance is decreased as a result of the surfaceimplanted n^+ layer surface,and the p buried layer improves the surface electrical field distribution and increases the optimal drift region doping concentration. Based on the 2D Poisson's solution, the model gives the closed form solutions of the surface potential and electrical field distributions as functions of the structure parameters and drain bias. The dependence of breakdown voltage on structure parameters is also calculated. Analytical results are well verified by simulation results obtained by MEDICI,showing the validity of the model presented here. BSI structure allowed a significant improvement of breakdown voltage by about 16%, and reduction of on-resistance by about 31%, compared to conventional structures.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2007年第8期1267-1271,共5页 半导体学报(英文版)
关键词 p埋层 表面注入 表面电场 击穿电压 模型 p buried laver surface imolanted surface electrical field breakdown voltage model
  • 相关文献

参考文献12

  • 1Appels J,Vaes H,Verhoeven J.High voltage thin layer devices(RESURF devices).IEDM Tech Digest,1979:238
  • 2Baliga B J.An overview of smart power technology.IEEE Trans Electron Device,1991,38(7):1568
  • 3Hardikar S,Souza M M D,Xu Y Z,et al.A novel double RESURF LDMOS for HVIC's.Microelectronics Journal,2004,35:305
  • 4Schulze J,Kunhnert R.Realization of high-voltage planar junction terminations for power devices.Solid-State Electron,1989,32:175
  • 5Disney D R.A new 600V lateral PMOS device with a buried conduction layer.ISPSD,2003:41
  • 6Charitat G,Bouanane M A,Rossel P.A new junction termination technique for power devices:RESURF LDMOS with SIPOS layer.ISPSD,1992:213
  • 7Park I Y,Choi Y I,Chung S K,et al.Numerical analysis on the LDMOS with a double epi-layer and trench electrodes.Microelectronics Journal,2001,32:497
  • 8Imam M,Quddus M,Adams J,et al.Efficacy of charge sharing in reshaping the surface electric field in high-voltage lateral RESURF devices.IEEE Trans Electron Device,2004,51:141
  • 9He Jin,Zhang Xing.Quasi-2-D analytical model for the surface field distribution and optimization of RESURF LDMOS transistor.Microelectronics Journal,2001,32:655
  • 10Fang Jian,Yi Kun,Li Zhaoji,et al.On-state breakdown model for high voltage RESURF LDMOS.Chinese Journal of Semiconductors,2005,26(3):436

二级参考文献10

  • 1郭宇锋,李肇基,张波,方健.阶梯分布埋氧层固定电荷SOI高压器件新结构和耐压模型[J].Journal of Semiconductors,2004,25(12):1695-1700. 被引量:14
  • 2Appels J, Vaes H, Verhoeven J. High voltage thin layer devices (RESURF devices). IEDM Tech Digest, 1979:238.
  • 3Baliga B J. An overview of smart power technology. IEEE Trans Electron Devices, 1991,38(7): 1568.
  • 4Imam M, Quddus M, Adams J, et al. Efficacy of charge sharing in reshaping the surface electric field in high-voltage lateral RESURF devices. IEEE Trans Electron Devices, 2004,51:141.
  • 5He Jin, Zhang Xing. Quasi-2-D analytical model for the surface field distribution and optimization of RESURF LDMO Stransistor. Microelectronics Journal, 2001,32: 655.
  • 6Stengl R,Gosele U. Variation of lateral doping-A novel concept to avoid high voltage breakdown of planar junctions.IEDM Tech Dig, 1985: 154.
  • 7Schulze H J, Kunhnert R. Realization of high-voltage planar junction terminations for power devices. Solid-State Electron,1989,32:175.
  • 8Fang Jian, Yi Kun, Li Zhaoji, et al. On-state breakdown model for high voltage RESURF LDMOS. Chinese Journal of Semiconductors, 2005,26(3): 436.
  • 9Guo Yufeng, Zhang Bo, Mao Ping, et al. Unified breakdown model of SOI RESURF device with uniform/step/linear doping profile. Chinese Journal of Semiconductors, 2005,26(2):243.
  • 10Han S Y,Kim H M,Chung S K. Surface field distribution and breakdown voltage of RESURF LDMOSFETs. Microelectronics Journal, 2000,31: 685.

共引文献2

同被引文献30

  • 1孟坚,高珊,陈军宁,柯导明,孙伟锋,时龙兴,徐超.用阱作高阻漂移区的LDMOS导通电阻的解析模型[J].Journal of Semiconductors,2005,26(10):1983-1988. 被引量:4
  • 2毛平,陈培毅.阶梯变掺杂漂移区高压SOI RESURF结构耐压机理研究[J].微电子学,2006,36(2):125-128. 被引量:2
  • 3刘磊,高珊,陈军宁,柯导明,刘琦,周蚌艳.高压LDMOS场极板的分析与设计[J].半导体技术,2006,31(10):782-786. 被引量:4
  • 4Mohamed Imam,Zia Hossain,Mohammed Quddus,et al Design and optimization of double-RESURF high-voltage lateral devices for a manufacturable process[J].IEEE Transactions on Electron Devices,2003,50(7):1697-1701.
  • 5Nezar A,Salama C A T.Breakdown voltage in LDMOS transistors using internal field rings[J].Transactions on Electron Devices,1991,38(7):1676-1680.
  • 6Li Qi,Li Zhaoji,Zhang Bo.An analytical model for the surface electrical field distribution and optimization of bulk-silicon double RESURF devices[J].Chinese Journal of Semiconductors,2006,27(7):1177-1182.
  • 7Luo X R, Wang Y, Hao D, et al. Novel low-k dielec- tric buried-layer high-voltage LDMOS on partial SOI [J]. IEEE transitions on electron devices, 2010, 57 (2) :535-538.
  • 8Bo Z, WenLian W, Wanjun C et al. High voltage LD- MOS with charge-balanced surface low on-resistance path layer [J]. IEEE electron device letter, 2009,30 (8) : 849-851.
  • 9Luo X R, t3o Z, Tianfei L, et al. Numerical and ex- perimental investigation on a novel high-voltage SOI LDMOS in a self-isolation HVIC [J]. IEEE transitions on electron devices, 2010,PP(99):1-10.
  • 10Cheng J B, Bo Z, Zhaoji L. A novel 1200-V LDMOS with floating buried layer substrate[J]. IEEE electron device letters, 2008, 29(6) : 645-647.

引证文献4

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部