期刊文献+

嵌入式微处理器JTAG接口中TAP控制器的设计 被引量:4

Design of TAP Controller of JTAG Interface for Embedded Microprocessor
下载PDF
导出
摘要 在嵌入式系统的开发过程中,软件的调试工作是很必要的,而芯片本身所提供的硬件调试接口可以使调试的效率大为提高。本文在分析ARM7TDMI微处理器的JTAG接口的基础上,设计了TAP(Test Access Port)控制器。  It is necessary to debug the software in the development of embedded system and the debugging hardware supported by the microprocessor can excessively promote the efficiency of debugging. Based on the analysis of JTAG interface in the ARM7TDMI mi- croprocessor, the author finish designing the TAP controller.
出处 《微计算机信息》 北大核心 2007年第17期8-9,14,共3页 Control & Automation
基金 国家自然科学基金(60572081)
关键词 ARM7TDMI 调试 JTAG TAP 微处理器 ARM7TDMI, debug, JTAG, TAP, Microprocessor
  • 相关文献

参考文献3

  • 1IEEE Standard 1149.1-2001.Standard Test Access Port and Boundary-Scan Architecture.IEEE Standards Board,2001.
  • 2..ARM7TDMI Datasheet..http://www.arm.com,,..
  • 3杨峰,张根宝,田泽,万永波.基于JTAG的ARM芯片系统调试[J].微计算机信息,2005,21(11Z):87-89. 被引量:3

二级参考文献3

  • 1IEEE Std 1149.1-Standard Test Port and Boundary-Scan Architecture.
  • 2Timothy C.Kelly. Techniques and Technologies in Debugging and Optimizing Embedded Application. Embedded System Conference. April 2001
  • 3[英]SteveFurber著 田泽 于敦山 盛世敏译.《ARM SoC体系结构》[M].北京航空航天大学出版社2002,10..

共引文献3

同被引文献12

  • 1Altera Corporation. AN 39 IEEE 1149.1 (JTAG) Boundary-Scan Testing in Ahera Devices [Z]. 2005.
  • 2Altera Corporation. sld_virtual_jtag Megafunction User Guide [ Z ]. 2006.
  • 3Altera Corporation. Quartus Ⅱ Scripting Reference Manual[Z]. 2006.
  • 4C. Mills, S. Ahalt, and J. Fowler. "Compiled instruction set sim- ulation [J]". Software - Practice and Experience, 21(8):877 - 889, 1991.
  • 5Achim Nohl, Gunnar Braun, Oliver Schliebusch, Rainer Leu- pers, Heinrich Meyr, Andreas Hoffmann. "A Universal Technique for Fast and Flexible Instruction-Set Architecture Simulation[C]". DAC, 2002.
  • 6Mehrdad Reshadi, Prabhat Mishra, Nikil Dutt. "Instruction-Set Compiled Simulation: A Technique for Fast and Flexible Instruc- tion Set Simulation[C]". DAC, 2003.
  • 7The Institute of Electrical and Electronics Engineers, Inc. "IEEE Standard Test Access Port and Boundary-Scan Architecture [S]". 2001.
  • 8Vahid F,Givargis T. Embedded System Design: A Unified Hardware/Software Introduction[M].[S.1.]:John Wiley & Sons Inc,2002.
  • 9Institute of Electrical and Electronics Engineers. IEEE Standard Test Access Port and Boundary-Scan Architecture[S].2001.
  • 10SMSC公司.LAN91C111 datasheet.

引证文献4

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部