期刊文献+

CSD编码中共享子表达式统计特性的研究 被引量:2

Research on Statistical Characterization of CSD Code for the sharing of Sub-expressions
下载PDF
导出
摘要 针对线性DSP变换的无乘法器实现提出主要基于移位相加、CSD编码和共享子表达式的思想,高效的数字表示系统能够降低乘法模块的复杂度。根据CSD表示法和共享子表达式的概念,研究了10位CSD编码的统计规律,得出了5项共享子表达式消除法。通过有限冲击响应滤波器(FIR)的设计与实现验证了此方法比一般的方法能减少加法器个数的结论。 This paper presents a novel technique to reduce the number of operations in Multiplierless implementations of linear DSP transforms based on shifting and adding , CSD , and sub - expressions. The complexity of multiplier blocks can be significantly reduced by using an efficient number system. First it gives the 10 bits CSD representation and definition of Sub - expressions. Then Statistical Characterization of CSD Code is studied , it found that the five - term Sub - expressions elimination . Through the design and implementation of FIR, our method will use the less adders than ordinary schemes.
出处 《空军工程大学学报(自然科学版)》 CSCD 北大核心 2007年第4期58-61,共4页 Journal of Air Force Engineering University(Natural Science Edition)
基金 陕西省教育厅科学研究计划项目(06JK198)
关键词 CSD 多常数乘法 共享子表达式 Canonical Signed Digit Multiple Constant Multiplication Common Sub- expression
  • 相关文献

参考文献9

  • 1Puschel M ,Singer B ,Xiong J ,et al. SPIRAL: A Generator for Platform -Adapted Libraries of Signal Processing Algorithms [ J]. Journal of High Performance Computing and Applications, 2004.
  • 2彭冬梅,李彦,何长龙.基于DSP技术的H.263视频编码协议算法[J].空军工程大学学报(自然科学版),2004,5(1):65-67. 被引量:1
  • 3Nguyen H , Chatterjee A. Number - Splitting withShift - and - Add Decomposition for Power and Hardware Optimization in Linear DSP Synthesis [ J ]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000, 8 ( 4 ) : 419 - 424.
  • 4Reitwiesner S W. Binary arithmetic [ J]. Advances in Computer, 1966, (1) :231 -308.
  • 5Sorin Cotofana. Signed Digit Addition and Related Operations with Threshold Logic [ J ]. IEEE Transactions on Computers , 2000,49(3 ) : 193 -208.
  • 6Hartley R. Subexpression sharing in filters using canonic signed digit multipliers [ J ]. IEEE Transactions on Circuits and Systems Ⅱ, 1996 43 (10) :677 - 688.
  • 7Pasko R, Schaumont P, Derudder V,et al. A New Algorithm for Elimination of Common Subexpressions [ J ]. IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems, 1999,18 ( 1 ) :58 - 68.
  • 8Costa E da, Flores P, Monteiro J. Maximal Sharing of Partial Terms in MCM under Minimal Signed Digit Representation [ M ]. [ S. l. ] :In European Conference on Circuits Theory and Design,2005.
  • 9Parch K K. VLSI Digital Signal Processing Systems Design and Implementation [ M ]. New. Jersey : John Wiley and Sons, Inc, 1999.

二级参考文献3

同被引文献18

  • 1阮颐,黄培中,卫炎.有限冲激响应滤波器的设计与实现[J].上海交通大学学报,2004,38(12):2045-2047. 被引量:2
  • 2蒋立平,谭雪琴,王建新.一种基于FPGA的高效FIR滤波器的设计与实现[J].南京理工大学学报,2007,31(1):125-128. 被引量:16
  • 3Alba M. Sanchez G., Ricado Alvarez G. Architecture for filtering images using Xilin System Generator [J]. International Journal of Mathematics and Computers In Simulation, 2007, 2(1), 101-107.
  • 4T. Saidani, D. Dia, W. Elhamzi, M. Atri and R. Tourki. Hardware Co-simiulation For Video Processing Using Xilinx System Generator[e]. Proceeding of World Congress on Engineering 2009 VOL1 WCE2009, London, U.K.
  • 5HWANG James, BALLAGH Jonathan. Building Custom FIR Filters Using System Generator [J]. Lecture notes in computer science, 2002, vol2438, 1101-1104.
  • 6Kenneth N. Macpherson, Robert W. Swewart. Low FPGA Area multiplier blocks for full parallel FIR filter[C]. IEEE, 2004.
  • 7Matthew Ownby,Dr. Wagdy H. Mahmoud. A Design Methodology for Implementating DSP with Xilinx System Generator for Matlab [C]. IEEE, 2003.
  • 8潘松,等.现代DSP技术[M].西安:西安电子科技大学出版社,2003.
  • 9Sorin Cotofana.Signed Digit Addition and Related Operations with Threshold Logic[J].IEEE Transactions on Computers,2000,49(3):193 -208.
  • 10In-Cheol Park,Hyeong-Ju Kang.Digital Filter Synthesis Based on Minimal Signed Digit Representation DAC 2001,June 18-22,2001:468- 474.

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部