期刊文献+

SOC设计中的核心技术 被引量:9

Research on The Core Technology of SoC Design
下载PDF
导出
摘要 随着集成电路深亚微米设计技术、制造技术的迅速发展,集成电路已经进入片上系统(SystemonaChip,简称SoC)时代。SoC设计技术是以IP(IntellectualProperty)核复用为基础,以软硬件协同设计为主要设计方法的芯片设计技术,本文从IP核复用技术、软硬件协同设计技术两个方面探讨了SoC设计中的核心技术。 Due to the development of IC technology, now a complex electronic system can be integrated on a chip called System on a Chip (SoC). The main design method of SoC technology based on IP(Intellectual Property) core reuse technology is hardware and software co-design technology. The paper discussed the core technology of SoC design, they include IP reuse technology and codesign technology.
作者 张艳 胡桂
出处 《微计算机信息》 北大核心 2007年第29期110-112,共3页 Control & Automation
关键词 片上系统(SOC) IP复用 软硬件协同设计 SoC,IP reuse,Hardware/Software co-design
  • 相关文献

参考文献4

二级参考文献18

  • 1成立,王振宇,景亮.SOC设计:IC产业链设计史上的重大革命[J].半导体技术,2004,29(12):8-12. 被引量:8
  • 2赵念强,鲍可进,申屠浩.基于Soc单片机C8051F的码头供给监控系统[J].微计算机信息,2005,21(3):70-71. 被引量:16
  • 3D.Edenfeld A.Allan and W.H.JoynerJr.etal."2001 technology roadmap for semiconductors".IEEE Journal of Computer,35(1),Jan2002.p42-53
  • 4http://grouper.IEEE.org/groups/1500/index.html
  • 5Venkata Immaneni and Srinivas Ramnn,"Direct Access Test Scheme--Design of Block and Core Cells for Embedded ASICs," In Proceedings IEEE International Test Conference (ITC),Sep 1990.p.488-492
  • 6D.Flynn,"AMBA:Enabling Reusable on-chip Designs," IEEE Micro,17(4),July/Aug.1997.
  • 7P.Harrod."Tesing Reusable IP--A Case Study," In Proc of IEEE International Test Conference,1999.p493-498
  • 8P.Varma and S.Bhatia,"A Structured Test Reuse Methodology for Core-Based System Chips" In IEEE International Test Conference (ITC),Washington (DC),USA,Oct.1998.p294-302
  • 9E.J.Marinissen,R.Arendsen,G.Bos,H.Dingemanse,M.Lousberg,and C.Wouters,"A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores," In IEEE International Test Conference (ITC),Washington (DC),USA,Oct.1998.p284-293
  • 10M.Benabdenbi,W.Maroufi,and M.Marzouki,"Cas-Bus:A Scalable and Reconfigurable Test Acces Mechanism for Systems on a Chip," In IEEE Design Automation and Test in Europe (DATE),Paris,France,March 2000,p141-145.

共引文献17

同被引文献61

引证文献9

二级引证文献28

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部