期刊文献+

H.264/AVC中1/4精度内插算法的硬件设计与实现 被引量:1

Design and Implementation of Quarter-pixel Interpolation in H.264/AVC
下载PDF
导出
摘要 为了快速地进行H.264/AVC中1/4精度像素内插,提出并实现了一种适用于H.264中1/4像素精度的内插算法的硬件设计。其中对亮度分量,设计了一种将2维滤波转换为1维滤波,4个滤波器并行处理,同时采用流水线技术和用移位加代替乘法运算的硬件架构;对色度分量,用移位加代替乘法运算进行1/8像素精度的内插。实践表明,此架构可满足标清及高清要求,且速度快,面积小。 In this paper,a hardware architecture for quarter-pixel interpolation in H. 264 is proposed. As for the luminance component, we adopt a design which is using four parellel filters which can turn 2-D filter into 1-D filter and using pipeline technique and shift&add instead of multiplication in the mean time. While for the chrominance component, we use a design comprising of only shift&add to calculate the eight-pixel interpolation. The architecture proposed in this paper can meet the requirement of SD and HD and it works fast and consumes less resources.
出处 《中国图象图形学报》 CSCD 北大核心 2007年第10期1740-1744,共5页 Journal of Image and Graphics
关键词 1/4精度像素 硬件架构 滤波器 移位加 quarter-pixel interpolation, hardware architecture, filter, shift and add
  • 相关文献

参考文献4

  • 1Joint Video Team(JVT) of ISO/IEC & ITU-T VCEG. Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification[S]. H. 264/ISO/IEC 14496-10 AVC, ITU-T, Mar, 2002.
  • 2方延龙,周军.H.264分数像素内插的快速算法[J].计算机工程,2006,32(1):218-220. 被引量:4
  • 3Wang Sheng-zen, Lin Ting-an, Liu Tsu-ming, et al. A new motion compensation design for H. 264_AVC decoder[ A ]. In: Proceedings of IEEE International Symposium on Circuts and Systems[ C ], Kobe Japan, 2005, 5:4558 - 4561.
  • 4胡力,王峰,郑世宝.H.264中1/4精度像素插值算法的一种硬件实现架构[J].电视技术,2005,29(10):14-17. 被引量:9

二级参考文献11

  • 1ITU-T Rec. H.264/ISO/IEC 11496-10. Advanced video coding, Final Committee Draft, Document JVT-G050rl, May 2003.
  • 2Wiegand Thomas, Sullivan Gary J, et al. Overview of the H.264/AVC Video Coding Standard. IEEE Transactions on Circuits and Systems for Video Technology,2003,13(7):560-576.
  • 3Horowitz,Joch M,Kossentini A, et al. H.264/AVC Baseline Profile Decoder Complexity Analysis. IEEE Transactions on Circuits and Systems for Video Technology, 2003,13(7):704-716.
  • 4Lappalainen Ville, Hallapuro Antti, et al. Complexity of Optimized H.26L Video Decoder Implementation. IEEE Transactions on Circuits and Systems for Video Technology,2003,13(7):717-725.
  • 5Lie Wen-Nung, Yeh Han-Ching, et al. HardwareEfficient Computing Architecture for Motion Compensation Interpolation in H.264 Video Coding. ISCAS 2005. IEEE International Symposium on Circuits and Systems,2005,23-26(5):2136-2139.
  • 6Lei Deng, Wen Gao, Zeng Hu Ming, et al. An Efficient VLSI Implementation of MC Interpolation for MPEG-4.Proceedings of 4th IEEE International Workshop on Systemon-Chip for Real-Time Applications (IWSOC'04),2004,19-21(7):149-152.
  • 7ITU-T Rec. H.264 ISO/IEC 14496-10 AVC, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification[S]. 2003-03.
  • 8Horowitz M, Joch A, Kossentini F, et al. JVT/H.26L Decoder Complexity Analysis[Z]. ISO/IEC JTC1/SC29/WGll and ITU-T SG16 Q.6, JVT-C 152.doc, 2002-05.
  • 9BerndFirod. Motion-compensating Prediction with Fractional-Pel Accuracy[J]. IEEE Transactions on Communications, 1993, 41(4).
  • 10Sikora T. Optimal Wiener Interpolation Filters for Multiresolution Coding of Images[J]. IEEE Transactions on Circuits and Systems for Video Technology, 1997, 7(2).

共引文献9

同被引文献2

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部