期刊文献+

高级综合十年进展 被引量:1

Advances in the High Level Synthesis in the Latest Decade
下载PDF
导出
摘要 介绍EDA领域中的一个重要方向高级综合最近十年的进展情况,并对以前的工作做了简单的回顾。对各个有代表性的算法进行了描述,并且对这些算法的基本思路进行了分析和总结。对最近出现的一些新的研究热点也进行了阐述和分析,并对以后的发展做了一个展望。提出了一些待研究解决的问题。 High level synthesis is one important stage of EDA(Electric design automation). Survey the developments of high level synthesis of recent ten years. Then describe some basic techniques for various subtasks of high-level synthesis. Techniques that have been proposed in the past few years for various subtasks of high-level synthesis are surveyed. At last we give a perspective of the future direction. Finally presents some problems that should be considered in the future.
出处 《计算机科学》 CSCD 北大核心 2007年第8期4-6,14,共4页 Computer Science
基金 国家自然科学基金(No60273081) 哈尔滨工程大学基础研究基金(No04088)
关键词 电子设计自动化 高级综合 高级测试综合 多项式符号代数 Electric design automation, High level synthesis, High level test synthesis,PSA
  • 相关文献

参考文献32

  • 1Lin Y-L.Recent Developments in High-Level Synthesis.TODAES 1997,2(1):2-21
  • 2Rettberg A,Rammig F J.A new design partitioning approach for low power high-level synthesis.DELTA,Jan.2006.6
  • 3Yang H-C,Dung L-R.Synthesis for low power:On multiple-voltage high-level synthesis using algorithmic transformations ASP-DAC '05.872-876
  • 4Khouri K S,Lakshminarayana G,Jha N K.Fast high-level power estimation for control-flow intensive design.In:Proceedings of the international symposium on Low power electronics and design,1998.299-304
  • 5陶仁基,叶晨.数字系统高层次设计技术及其发展[J].系统工程与电子技术,1999,21(9):49-52. 被引量:3
  • 6Safari S,Esniaeiizadeh H,Jahangir A-H.A Novel Improvement Technique for High-Level Test Synthesis.ISCAS'03,May 2003,5:609 -612
  • 7Ghosh I,Jha N K.High-level test synthesis:a survey INTEGRATION.the VLSI Journal,1998.79-99
  • 8Weng J P,Parker A C.3d Scheduling High Level Synthesis with Floorplanning.In:28th ACM/IEEE Design Automation Conference,1991.668-673
  • 9Junhyung U,Jae-hoon K,Taewhan K.Layout-driven resource sharing in high-level synthesis.ICCAD,2002.614-618
  • 10Chaudhuri W S R A.ILP-based scheduling with time and resource constraints in high level synthesis.In:Proceedings of the 7th International Conference on VLSI Design,1994.17-20

二级参考文献19

  • 1闵应骅,李忠诚,赵著行.Boole过程论[J].中国科学(E辑),1996,26(6):541-548. 被引量:13
  • 2陶仁基.计算机设计自动化的前景.全国第九届CAD&CG会议论文集[M].,1996..
  • 3刘明业,专用集成电路ASIC高级综合理论,1998年
  • 4陶仁基,全国第九届CAD&CG会议论文集,1996年
  • 5薛宏熙,数字系统设计自动化,1996年
  • 6Chen W Y,Sandeep K G,Melvin A B.Analytical models for crosstalk excitation and propagation in VLSI circuits.IEEE Trans Comput-Aided Des Integr Circuits Syst,2002,21(10):1117
  • 7Saxena P,Liu C L.A postprocessing algorithm for crosstalk-driven wire perturbation.IEEE Trans Comput-Aided Des Integr Circuits Syst,2000,19(6):691
  • 8Gao T,Liu C L.Minimum crosstalk switchbox routing.Proc Int Conf CAD,San Jose,CA,1994:610
  • 9Liu Qinghua,Tang Pushan.Crosstalk estimation and optimization in deep sub-micron VLSI.Chinese Journal of Semiconductors,2002,23(5):535
  • 10Zhou Hai,Wong D F.An optimal algorithm for river routing with crosstalk constraints.Proc International Conference on Computer-Aided Design,1996:310

共引文献6

同被引文献6

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部