期刊文献+

基于总线侦听Cache一致性协议算法与实现 被引量:2

Algorithm and Realization of Cache Coherence Based on Buses of Snoopy Protocol
下载PDF
导出
摘要 以共享总线的多处理机系统为例,本文介绍了在共享总线系统中用于解决Cache问题的侦听总线一致性协议,并基于总线侦听Cache一致性协议的优点和协议区分状态的原因,给出了一个评价协议好坏的角度:总线的流量和存储器访问的有效时间,最后给出了基于总线侦听Cache一致性协议算法与实现。 Taking the multi-processor system of the common bus as the example, this paper introduces the snoopy protocol used for solving the cache coherence in the common bus system, analyzes the advantages of the coherence protocol and the causes of the separating state of the protocols, and gives an angle for evaluating the good or bad of a protocol : the flow of the bus and valid time of the access of the memory, finally, introduces the algorithm and realization of the cache coherence based on Buses of Snoopy Protocol.
机构地区 江西农业大学
出处 《计算机与现代化》 2007年第10期22-25,共4页 Computer and Modernization
关键词 高速缓存一致性 CACHE 侦听协议 MESI cache' coherence Cache snoopy protocol MESI
  • 相关文献

参考文献4

  • 1R Simoni,M Horowitz.Dynamic pointer allocation for scalable cache coherence directories[C]//Proc of Intl Symp on Shared Memory Multiprocessing(ISSMM),Tokyo,1991:72-81.
  • 2David Mosberger.Memory consistency models[J].Operating Systems Review,1993,7(1):18-26.
  • 3沈汉鑫.高速缓存一致性分析与实现[J].龙岩师专学报,2004,22(3):9-12. 被引量:1
  • 4陈国良.并行计算机体系结构[M].北京:高等教育出版社,2005.

二级参考文献6

  • 1[1]Guang R Gao, Vivek Sarkar.Location Consistency - A New Memory Model and Cache Consistency Protocol[J].IEEE Transactions on Computer,2000,49(8).
  • 2[2]C Wallace, G Tremblay, J N Amaral.The Location Consistency memory model and cache protocol: Specication and verication[C].Technical Report 01- 01,Computer Science Department, Michigan Technological University.2001.17.
  • 3[3]Stenstrom.A Survey of CacheCoherenceSchemes for Multiprocessors[J].IEEE Computer, 1990,23(6):12- 24.
  • 4[4]David Mosberger.Memory consistency models[J].Operating Systems Review,1993,7(1):18- 26.
  • 5[5]R Simoni, M Horowitz.Dynamic Pointer Allocationfor Scalable Cache Coherence Directories[J].Proc of Intl Symp on Shared Memory Multiprocessing(ISSMM), Tokyo,1991.72- 81.
  • 6[6]Kai Hwang.高等计算机系统结构--并行性、可扩展性、可编程性 [M].北京:清华大学出版社, 1999.

共引文献1

同被引文献12

  • 1袁爱东,董建萍.基于目录的一致性协议浅析[J].计算机工程,2004,30(B12):80-83. 被引量:2
  • 2孙昱东,孙强南,阮英纲.Cache一致性协议的研究与评价[J].计算机工程与应用,1995,31(5):53-56. 被引量:6
  • 3李崇民,王海,李兆麟.CMP中Cache一致性协议的验证[J].电子技术应用,2005,31(12):1-4. 被引量:4
  • 4贺宁.多处理器系统缓存一致性的分析[J].电子工程师,2007,33(2):46-48. 被引量:1
  • 5L. Hammond, B. Hubbert, M. Siu, M. Prabhu,M. Chen and K. Olukotun, "The Stanford Hydra CMP" , IEEE Micro, vol. 20, no. 2, pp. 71-84, Mar. /Apr. 2000.
  • 6Kahle, J.A., et al. Introduction to the cell multiprocessor [J]. Ibm Journal of Research and Development. 2005, 49 ( 4-5 ) : 589-604.
  • 7Song, J., et al. A low power open multimedia application platform for 3G wireless [C]. Proceedings of IEEE International SoC Conference 2003. 2003: 377-380.
  • 8Akhter S,Robert J.多核程序设计技术-通过软件多线程提升陛能[M].北京:电子工业出版社,2007.
  • 9Kim C, Burger D, Keckler S W. An Adaptive, Non-uniform Cache Structure for Wire-Delay Dominated on-Chip Caches[C]//Proc of the 10th Int' 1 Conference on Architectural Support for Programming Languages and Operating Systems, 2002:211-222.
  • 10Beckmann B M, Wood D A. Managing Wire Delay in Large Chip-Multiprocessor Caches [C]///Proc of the 37th Annual IEEE/ACM Int' 1 Syrup on Microarchitecture, 2004:319-330.

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部