期刊文献+

集成电路互连线串扰的模型与分析

Interconnect Crosstalk Model and Analysis for Integrated Circuits
下载PDF
导出
摘要 针对集成电路中互连线之间的串扰问题,建立了一个基于电阻和电容的串扰分析模型,给出了干扰信号为线性倾斜信号时串扰的时域响应公式,并得出了串扰峰值的估算公式,明确了干扰信号上升沿对串扰的影响。利用该公式,能对全局互连性能的影响做出正确的估计,在互连布局前预先进行路由规划和资源选择。 In allusion to the crosstalk of interconnect lines in integrated circuit, a model for crosstalk analyzing, including the effect of resistance and capacitance is built up. The time- domain respondence of crosstalk is presented, under the condition that the interferential signal is a linear ramp input. Then, an estimation formula for interconnect crosstalkrs peak is derived. It also indicates the impact on crosstalk by the rising edge of the aggressive signal. With the formula, the impact to the interconnect performance could be estimated correctly, router programming and resource selection could also be implemented before layout.
作者 李朝辉
出处 《现代电子技术》 2007年第20期163-164,167,共3页 Modern Electronics Technique
关键词 集成电路 串扰 RC电路模型 峰值估计 integrated circuits crosstalk RC circuit model peak estimation
  • 相关文献

参考文献6

  • 1Malone D W,Hummel R E.Electromigration in Integrated Circuits[J].Sol.Sta.Mater.Sci.,1997,22(3):199 -238.
  • 2Sakurai TClosed-form Expressions for Interconnection Delay,Coupling and Crosstalk in VLSI[J].IEEE Trans.on Electron Device,1993,40 (1):118-124.
  • 3Ismail Y I,Friedman E G,Neves J L.Figures of Merit to Characterized the Important of On-chip Inductance[J].IEEE Trans.on VLSI Sys.,1999,7(4):442-449.
  • 4Eo Y,Eisenstadt W R,Jeong Y J,et al.A New On-chip Interconnect Crosstalk Model and Experimental Verification for CMOS VLSI Circuit Design[J].IEEE Trans.on Electron Devices,2000,47 (1):129-140.
  • 5Devgan A.Efficient Coupled Noise Estimation for On-chip Interconnects[A].Proc.IEEE Intern.Conf.Computer-Aided Design[C].1997(11):147-153.
  • 6Vittal A,Chen L H,Sadowska M,et al.Crosstalk in VLSI Interconnections[J].IEEE Trans.on Computer-Aided Design,1992,18(12):1 817-1 824.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部