期刊文献+

基于多故障模型的并发测试生成方法 被引量:2

Concurrent test generation method based on multiple faults model
下载PDF
导出
摘要 精简测试向量集是解决电路测试问题的一种行之有效的方法。针对故障电路,采用多故障模型方法可以简化有多个单故障的电路,且保持电路功能完整。论文在结构分析的基础上,利用多故障模型寻找故障集中的并发故障,建立并发关系图,并运用分团的思想对故障集中的并发故障进一步划分,以获得故障集的并发测试集。与传统的方法相比,并发测试生成将获得更加精简的测试向量集。 The method of refining test patterns is useful to resolve circuit test problems.Muhiple fault collapsing methods can simplify circuits with multiple single faults and keep its function integrated.Based on structure analysis,this paper proposes a multiple fault model to find concurrent faults from fault sets and to generate concurrent relation graph.Concurrent faults are fur- ther divided into groups to obtain concurrent test sets.Compared to traditional methods,the generation of concurrent test sets greatly refines test pattern sets.
出处 《计算机工程与应用》 CSCD 北大核心 2007年第29期113-115,共3页 Computer Engineering and Applications
基金 国家自然科学基金重大研究计划( The National Natural Science Foundation of China under Grant No.90407008 No.60633060) 安徽省自然科学基金( the Natural Science Foundation of Anhui Province of China under Grant No.050420103)
关键词 故障压缩 多故障模型 并发测试集 并发故障 fault collapsing multiple fault model concurrent test set concurrent fault
  • 相关文献

参考文献8

  • 1Agrawal V D,Prasad A V S S,Atre M V.Fault collapsing via functional dominance[C]//Proc International Test Conf,2003:274-280.
  • 2Lioy A.Looking for functional fault equivalence[C]//Proc International Test Conf,1991:858-863.
  • 3Kim Y C,Agrawal V D,Saluja K K.Multiple faults:modeling,simulation and test[C]//Proc 15th International Conf VLSI Design,2002.
  • 4Kim Y C,Agrawal V D,Saluja K K.Combinational automatic test pattern generation for acyclic sequential circuits[J].IEEE Transactions on Computer-Aided Design,2005,24:948-956.
  • 5Bushnell M L,AgrawalV D.超大规模集成电路测试-数字、存储器和混合信号系统[M].蒋安平,译.北京:电子工业出版社,2005.
  • 6Aho A V,Hopcroft J E,Ullman J D.Data structures and algorithms[M].Reading,Massachuset-ts:Addison-Wesley,1987.
  • 7Lee H K,Ha D S.Atalanta:an efficient ATPG for combinational circuits[R].Dept of Electrical Eng,Virginia Polytechnic Inst.And State Univ,Blacksburg,Virginia,1993.
  • 8Lee H K,Ha D S.Hope:an efficient parallel fault simulator for synchronous sequ-enrial circuits[J].IEEE Trans on CAD,1996,15(9):1048-1058.

共引文献3

同被引文献34

  • 1张毅,杨秀霞.飞行器电子系统的多故障诊断算法研究[J].系统工程与电子技术,2006,28(5):788-790. 被引量:1
  • 2杨智勇,许爱强,牛双诚.基于多信号模型的系统测试性建模与分析[J].工程设计学报,2007,14(5):364-368. 被引量:55
  • 3International technology roadmap for semiconductors test and test equipment[ EB/OL]. (2012). http://ww, itrs. net/Links/.
  • 4JRAJSKI J, TYSZER J, AZCHARIA N. Test data decompression for multiple scan designs with boundary scan[J]. IEEE Trans on Com- puters, 1998,47 ( 11 ) : 1188-1200.
  • 5POMERANZ I,REDDY S M. Dynamic test eompaetion for a random test generation procedure with input cube avoidance [ C ]//Proc of De- sign Automation Conference. 2009:672-677.
  • 6POMERANZ I, REDDY L N, REDDY S M. A method to generate compact test sets for combinational circuits [ C ]//Proc of the Interna- tional Test Conference. 1991:194-203.
  • 7KAJIHARA S, POMERANZ I, KINOSHITA K, et al. Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits[J]. IEEE Trans on Computer-Aided Design of Inte- grated Circuits and Systems, 1995,14 ( 12 ) : 1496-1504.
  • 8REMERSARO S, RAJSKI J, REDDY S M, et al. A scalable method for the generation of small test sets [ C ]//Proc of Design, Automation and Test in Europe. 2009:1136-1141.
  • 9CZUTRO A, POLIAN I, ENGELKE P, et al. Dynamic compaction in SAT-based ATPG [ C ]//Proc of the IEEE Asian Test Symposium. 2009 : 187-190.
  • 10CHANG J S, LIN C S. Test set compaction for combinational circuits[J]. IEEE Trans on Computer-Aided Design of Integrated Cir- cuits and Systems, 1995,14 ( 11 ) : 1370-1378.

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部