期刊文献+

单密勒电容补偿的三级误差运放电路 被引量:1

A Three-Stage Amplifier with Single Miller-Capacitor Frequency Compensation
下载PDF
导出
摘要 提出了一种新的单密勒电容补偿的低压三级误差运放结构和一种新的零极点补偿方法(DPZC),其利用两个前馈通路产生两个左半平面的零点去补偿运放主通路中的主极点及两个非主极点.运放传输函数的极点位置由运放主通路的参数决定,零点的位置由两个前馈通路的参数决定,因此改变运放零点的位置并不影响极点的位置,从而可以非常方便地控制补偿因子来获得所需的性能.仿真结果表明:本文提出的结构及补偿方法打破了传统的电路结构及补偿方法对运放带宽的限制,运放不仅具有非常大的带宽而且具有非常好的相位裕度.当负载为100pF//25kΩ,补偿电容为2pF及补偿因子为4时,该运放具有100dB的电压增益、25MHz的带宽、90°的相位裕度和0.625mW的功耗. An improved three-stage amplifier topology with a new frequency compensation technique is proposed. It can produce two left-half-plane zeros to compensate the two non-dominant poles and the dominant pole by adjusting the compensation factor,giving the amplifier very large bandwidth and good phase margin. Moreover,the amplifier requires only one small compensation capacitor and does not consume much power when driving a large load capacitor. A GBW of 25MHz,DC gain of 100dB,PM of 90° ,and power dissipation of 0. 625mW can be achieved for a load capacitor of 100pF with a single Miller compensation capacitance of 2pF and a compensation factor of 4 in 0. 5μm CMOS technology.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2007年第10期1636-1641,共6页 半导体学报(英文版)
基金 国家自然科学基金重点资助项目(批准号:60436030)~~
关键词 单密勒电容 低压三级运放 双极零补偿法 single Miller capacitor three-stage amplifier with low voltage DPZC
  • 相关文献

参考文献11

  • 1Eschauzier R G H,Kerklaan L P T,Huijsing J H.A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure. IEEE J Solid-State Circuits, 1992,27(12) :1709
  • 2Leung K N, Mok P K T. Three-stage large capacitive load amplifier with damping-factor-control frequency compensation. IEEE J Solid-State Circuits,2000,35(2) :221
  • 3Fan Xiaohua, Mishra C, Sanchez-Sinencio E. Single Miller capacitor frequency compensation technique for low-power multistage amplifiers. IEEE J Solid-State Circuits, 2005,40 : 584
  • 4Li Q, Yi J, Zhang B, et al. A dual complex pole-zero cancellation compensation mode for three-stage amplifier. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004,2 : 1461
  • 5Lu S H, Huang W J, Liu S L. A fast settling low dropout linear regulator with single Miller compensation capacitor. Asian Solid-State Circuits Conference, 2005 : 153
  • 6Kamath Y B, Meyer R G, Gray P R. Relationship between frequency response and settling time of operational amplifiers. IEEE J Solid-State Circuits, 1974,9 (6) : 347
  • 7You F,Embabi S H K,Sanchez-Sinencio E. A multistage amplifier topology with nested Gm-C compensation for low-voltage application. IEEE J Solid-State Circuits, 1997, 32: 2000
  • 8Leung K N,Mok P K T,Ki W H. Right-half-plane zero removal for low-voltage low-power nested Miller compensation CMOS amplifier. IEEE Trans Circuits Syst I, 2001,48 : 1041
  • 9Leung K N, Mok P K T. Analysis of multistage amplifier-frequency compensation. IEEE Trans Circuits Syst I, 2001,48: 1041
  • 10Leung K N, Mok P K T. Three-stage large capacitive load amplifier with damping-factor-control frequency compensation. IEEE J Solid-State Circuits, 2000,35 : 221

同被引文献8

  • 1王义凯,王忆,巩文超,何乐年.大电流、高稳定性的LDO线形稳压器[J].Journal of Semiconductors,2007,28(7):1149-1155. 被引量:10
  • 2Li Q J, Zhang B. A Dual Complex Pole - zero Cancellation Compensation Mode for Three - stage Amplifier[A]. 7th International Conference on Solid - state and Integrated Circuits Technology[C]. 2004(2) :1 461 - 1 464.
  • 3Fan Xiaohua, Mishra C, Sanchez Sinencio E. Single Miller Capacitor Frequency Compensation Technique for Low- power Multistage Amplifiers[J]. IEEE Solid - state Circuits,2005,40(3) :584 - 592.
  • 4Leung K N, Mok P K T,Sin J K O. Analysis on Alternative Structure of Damping Factor Dontrol Frequency Compensation[A]. IEEE ISCAS[C]. 2000.
  • 5Hu Jingjing, Huijsing J H, Ren Junyan. A Three - Stage Operational Amplifier for a Wide Range of Capaetive Loads [J]. Chinese Journal of Semieonduetors, 2007, 28 ( 11 ) : 1 686-1 689.
  • 6Gupta V,Rilncon- Mora G A,Raha P. Analysis and Design of Monolithic, High PSRR Linear Regulator for SOC Applications[A]. Proc. IEEE Int. SOC Conf. [C]. Santa Clara, CA, USA. 2004.
  • 7RAZAVI B.模拟CMOS集成电路设计[M].陈贵灿,程军,张瑞智,等译.西安:西安交通大学出版社,2003:309-329.
  • 8David A Johns, Ken Martin.模拟集成电路设计[M].北京:机械工业出版社,2005:222-224.

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部