期刊文献+

一种神经网络并行处理器的体系结构 被引量:3

An Architecture for Neural Network Parallel Processor
下载PDF
导出
摘要 神经网络处理系统所能实现神经网络模型的种类越多其通用性越好,应用范围就越广泛.提出了一种神经网络并行处理器的体系结构,能以较高的并行度实现典型的前馈网络-BP网络和典型的反馈网络-Hopfield网络的算法.该处理器以SIMD(Single Instruction Multiple Data)为主要计算结构,并结合这两种网络算法的特点设计了一维脉动阵列和全联通的互连网络,能够方便灵活地实现处理单元之间的数据共享.实验结果表明该体系结构有效地提高了神经网络的运行速度. If a neural network processing system can realize more kinds of neural network, its commonality is much better and it can be used in more application fields. We propose an architecture for neural network parallel processor to broaden its application fields ,which can realize the BP neural network and the Hopfield neural network with a higher parallelism. The processor is based on SIMD(Single Instruction Multiple Data)architecture. Combining the characters of the two algorithms,we design systolic array and a full interconnection net to realize the data sharing more easily and more flexibly. The experiment result shows that the runtime of the neural network is enhanced effectively.
出处 《小型微型计算机系统》 CSCD 北大核心 2007年第10期1902-1906,共5页 Journal of Chinese Computer Systems
关键词 SIMD 脉动阵列 神经网络 处理器 SIMD systolic array neural network processor
  • 相关文献

参考文献11

  • 1Dai Kui.The implementation technology of neural network[M].Hunan:National University of Defense Technology Publication,1998.
  • 2Zheng Wei-min,Tang Zhi-zhong.The architecture of computer[M].2nd edition.Beijing:Tsinghua University publication,2001.
  • 3Abbas H M.Performance of the Alex AVX-2 MIMD architecture in learning the NetTalk database[J].IEEE Transactions on Neural Networks,2004,15(2):505-514.
  • 4Ramacher U,Beichter J,Bruls N,et al.Architecture and VLSI design of a VLSI neural signal processor[J].IEEE International Symposium on Circuits and Systems,1993,3():1975-1978.
  • 5Dongsun Kim,Hyunsik Kim,Hongsik Kim,et al.A SIMD neural network processor for image processing[C].Advances in Neural Networks-ISNN 2005,Second International Symposium on Neural Networks.Proceedings,Part II,2005,665-672.
  • 6Murtagh P J,Tsoi A C.A reconfigurable bit-serial VLSI systolic array neuro-chip[J].Journal of Parallel and Distributed Computing,1997,44(1):53-70.
  • 7Kuan-Hung Chen,TziDar Chiueh,Shi-Chung Chang,et al.A 1600-MIPS parallel processor IC for job-shop scheduling[J].IEEE Transactions on Industrial Electronics,2005,52(1):291-299.
  • 8Jones S R,Sammut K M,Hunter J.Learning in linear systolic neural network engines:analysis and implementation[J].IEEE Transactions on Neural Networks,1994,5(4):584-593.
  • 9McBader S,Lee P,Sartori A.The impact of modern FPGA architectures on neural hardware:a case study of the TOTEM neural processor[C].International Joint Conference on Neural Networks,Budapest July 2004.
  • 10De la Roca,Mila B,Randon E.Design of a parallel neural processor[C].Proceedings of the IEEE International Caracas Conference on Devices,Circuits and Systems,ICCDCS,1998,109-112.

共引文献1

同被引文献16

引证文献3

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部