期刊文献+

CMT模拟器的设计与实现 被引量:1

Design and Implementation of CMT Simulator
下载PDF
导出
摘要 片上多线程(CMT)是未来高性能处理器的发展方向,而软件模拟是处理器体系结构研究和设计中不可或缺的技术手段。该文基于SimpleScalar工具集设计并实现了CMT节拍级模拟器——OpenSimCMT,对CMT体系结构的设计和评测提供支持。OpenSimCMT特点如下:(1)支持同时多线程(SMT)和片上多处理器(CMP)的模拟;(2)架构开放,配置灵活,可根据具体研究目标随时进行扩展,添加新的模拟内容及相关统计;(3)功能全面,对线程间资源竞争与共享、各功能单元、流水段、分支预测、多级cache等全方位模拟,模拟结果准确。  Chip multithreading(CMT) represents the direction for future high-performance processors,and simulation is an integral part of the processor architecture research and design process.This paper presents the design and implementation of a SimpleScalar-based cycle-level simulator —OpenSimCMT,which serves for designing and evaluating the CMT architectures.OpenSimCMT features that:(1) supporting the simulation of simultaneous multithreading(SMT) as well as chip multiprocessors(CMP);(2) open framework and well configurable,being extendible to accommodate a given research goal,and readily to append new simulation contents and relative statistic;(3) all-around simulation,supporting inter-thread resource sharing and competition,various function units,pipeline,branch prediction,multi-level caches,etc,facilitating accurate simulation.
出处 《计算机工程》 CAS CSCD 北大核心 2007年第19期251-252,255,共3页 Computer Engineering
基金 国家自然科学基金资助项目(60503015)
关键词 片上多线程 模拟 微处理器 高性能 CMT simulation microprocessor high-performance
  • 相关文献

参考文献7

  • 1Spracklen L, Abraham S G. Chip Multirhreading:Opportunities and Challenges[C]//Proc.of the 11th Int'l Symposium on High-performance Computer Architecture, San Francisco. 2005.
  • 2Tullsen D M, Eggers S J, Levy H M. Simultaneous Multithreading: Maximizing on Chip Parallelism[C]//Proc.of the 22nd Annual Int'l Symposium on Computer Architecture, Santa Margherita Ligure, Italy 1995,392-403.
  • 3Olukotun K, Nayfeh B A, Hammond L, et al. The Case for a Single Chip Multiprocessor[J]. Computer Architecture News,1996,24(1).
  • 4Austin T, Larson E, Ernst N. SimpleScalar: An Infrastructure for Computer System Modeling[J]. IEEE Computer, 2002,35(2): 59-67.
  • 5Yang H, Cui G; Yang X Z. 2L-MuRR: A Compact Register Renaming Scheme for SMT Processors[C]//Proc.of the 3rd Int'l Symposium on Parallel and Distributed Processing and Applications,Nanjing,2005.
  • 6Yang H, Cui G; Yang X Z. Eliminating Inter-thread Interference in Register File for SMT Processors[C]//Proc. of the 6th Int'l Conf. on Parallel and Distributed Computing, Applications and Technologies, Dalian. 2005,40-45.
  • 7杨华,崔刚,刘宏伟,杨孝宗.Slack-Decode Simultaneously and Redundantly Threaded Architecture[J].Journal of Donghua University(English Edition),2005,22(3):1-6. 被引量:3

二级参考文献1

  • 1Rubinfeld P. IEEE Computer . 1998

共引文献2

同被引文献2

  • 1Tullsen D M,Eggers S J,Levy H M.Simultaneous Multithreading:Maximizing On-chip Parallelism[C] //Proceedings of the 22nd Annual International Symposium on Computer Architecture.Santa Margherita Ligure,Italy:ACM Press,1995:392-403.
  • 2Henning J L.SPEC CPU2000:Measuring CPU Performance in the New Millennium[J] ,Computer,2000,33(7):28-35.

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部