期刊文献+

SiGe SOI CMOS特性分析与优化设计 被引量:1

Characteristics Analysis and Optimal Design of SiGe SOI CMOS
下载PDF
导出
摘要 基于全耗尽SOI CMOS工艺,建立了具有Si Ge沟道的SOI MOS器件结构模型,并利用ISE TCAD器件模拟软件,对Si Ge SOI CMOS的电学特性进行模拟分析。结果表明,引入Si Ge沟道可极大地提高PMOS的驱动电流和跨导(当Ge组分为0.3时,驱动电流提高39.3%,跨导提高38.4%),CMOS电路的速度显著提高;在一定的Ge总量下,改变Ge的分布,当沟道区呈正向递减式分布时,电路速度最快。 Based on fully-depleted SOI technology, a two-dimensional MOS structure model comprising SiGe channel was established. By employing ISE TCAD, simulations were made on electrical characteristics to predict and investigate driving ability and speed performance. Result showed that the drive current and circuit speed could be improved significantly by using SiGe channel. The drive current and transconductance increased by 39. 3%and 38. 4 %, respectively, for 30 % Ge composition. Furthermore, optimal performance could be achieved by modulating Ge distribution to a positive degressive trend for a fixed Ge content.
出处 《微电子学》 CAS CSCD 北大核心 2007年第5期619-623,共5页 Microelectronics
基金 西安-应用材料创新基金资助项目(XA-AM-200514)
关键词 全耗尽SOI SIGE CMOS 迁移率 驱动电流 Fully depleted SOl SiGe CMOS Mobility Drive current
  • 相关文献

参考文献6

  • 1KUO J B, LIN S-C. Low-voltage SOI CMOS VLSI devices and circuits[M]. New York: John Wiley& Sons. Inc, 2001: 4-10.
  • 2李树荣,王纯,王静,郭维廉,郑云光,郑元芬,陈培毅,黎晨.SiGe沟道SOI CMOS的设计及模拟[J].固体电子学研究与进展,2003,23(2):214-218. 被引量:1
  • 3Reih J S. SiGe HBTs with cut-off frequency of 350 GHz[M] // In: Tech Dig Int Elec Dev Meet. 2002: 771-774.
  • 4Synopsys Corporation. ISE TCAD Release 9. 5 User Manual [Z]. Zurich: ISE Integr Syst Engineer AG. 1995-2003.
  • 5MATUTIONVIC-KRSTELJ Z, VENKATARAMAN V, PRINZ E J. Base resistance and effective bandgap reduction in npn Si/SiGe/Si HBTs with heavily base doping[J]. IEEE Trans Elec Dev, 1996, 43 (3) : 457.
  • 6YANG L-F, WATLING J R, WlLKINS R C W, et al. Si/SiGe heterostructure parameters for device simulations[J]. Semiconductor Science and Technology. 2004, 19(8): 1174-1182.

二级参考文献6

  • 1考林基JP.SOI[M].技术:科学出版社,1993..
  • 2Garone P M, Venkataraman V, Sturm James C. Hole mobility enhancement in MOS-gated GexSi1-x/Si heterostructure inversion layers. IEEE Electron Device Letters,1992;13(1):56-58.
  • 3Layer S S, Solomon Paul M, Kesan Vijay P. A gatequality dielectric system for SiGe metal-oxide-semiconductor devices. IEEE Electron Device Letters, 1991 ;12(5) : 246- 248.
  • 4Verdonckt-Vandebroek Sophie, Crabbe Emmanuel F,Meyerson Bernard S. SiGe-channel heterojunction p-MOSFET's. IEEE Transactions on Electron Devices, 1994;41 (1) : 90-101.
  • 5Ismail K, Meyerson B S, Rishton S. High-transeon-ductance n-type Si/SiGe modulation-doped field-effect transistors. IEEE Electron Device Letters, 1992; 13(5):229-231.
  • 6Garone P M, Venkataraman V, Sturm J C. Hole confinement in MOS-gated GexSil-x/Si heterostructures.IEEE Electron Device Letters, 1991 ;12(3):230-232.

同被引文献18

引证文献1

二级引证文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部