期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

基于物理反标的处理器功耗建模与评估方法 被引量：4

A Physical-Annotation-Based Power Modeling and Estimation Method for Processor
下载PDF
导出
摘要 将基于综合的处理器作为主要研究对象,通过参数化RTL和物理反标的方法对处理器中的基本单元块提取出功耗值并组成功耗模型库;将处理器各模块映射为基本单元块的组合,利用性能模拟器统计出的模块翻转信息,从而对处理器的功耗做出快速准确的评价.实验结果表明,该方法可以做到与门级网表的真实功耗值误差不到10%,且速度开销很小. The proposed method is focused on synthesis-based static circuits, and a power modeling library is developed for modeling processors by means of parametric RTL and physical annotation, and all kinds of processor modules are mapped into combinations of basic components. Those models are linked to an architectural simulator, running benchmarks to get power results. The power analysis of benchmark platforms proves to be effective and highly correlated, with an average 10% error and little speed penalty compared with the gate-level power analysis.
作者 黄琨 张戈 王君 曾洪博
机构地区 中国科学院计算技术研究所计算机系统结构重点实验室
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2007年第11期1471-1475,共5页 Journal of Computer-Aided Design & Computer Graphics
基金 国家"九七三"重点基础研究发展规划项目(2005CB321600) 国家自然科学基金(60673146) 国家杰出青年基金(60325205) 国家"八六三"高技术研究发展计划(2006AA010201)
关键词 物理反标 功耗建模 功耗评估 高性能处理器 physical annotation power modeling power estimation high performance processor
分类号 TP302 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献14

  • 1Brooks D, Tiwari V, Martonosi M. Watteh: a framework for architectural-level power analysis and optimizations [ C ] // Proceedings of the 35th Annual International Symposium of Computer Architecture. Vancouver: IEEE Computer Press, 2000 : 83-94
  • 2Vijaykrishnan N, Kandemir M, Irwin M, et al. Energy-driven integrated hardware-software optimizations using SimplePower [C] //Proceedings of the 35th Annual International Symposium of Computer Arehiteeture. Vancouver: IEEE Computer Press, 2000:95-106
  • 3Brooks D, Bose P, Srinivasan V, et al. New methodology for early-stage, mieroarehiteeture-level power-performanee analysis of mieroprocessors [J]. IBM Journal of Researeh & Development, 2003, 47(5/6): 653-670
  • 4王永文,张民选.高性能微处理器微体系结构级功耗模型及分析[J].计算机学报,2004,27(10):1320-1327. 被引量：5
  • 5Wang Hangsheng, Zhu Xinping, Peh Lishiuan, et al. Orion: a power-performance simulator for interconnection networks[ C] // Proceedings of the 35th Annual International Symposium on Microarchitecture, Istanbul, 2002:294-305
  • 6Coburn Joel, Ravi Srivaths, Raghunathan Anand. Power emulation: a new paradigm for power estimation [ C ] // Proceedings of the 42nd Annual Conference on Design Automation, Anaheim, California, 2005:700-705
  • 7Agarwal Amit, Kang Kunhyuk, Roy Kaushik. Accurate estimation and modeling of total chip leakage considering inter-& intra-die process variations [ C]//Proceedings of the 2006 International Conference on Computer-Aided Design, San Jose, California, 2006:736-741
  • 8Shi Sean X, Yu Peng, Pan David Z. A unified non-rectangular device and circuit simulation model for timing and power [ C ] // Proceedings of the 2006 International Conference on Computer- Aided Design, San Jose, California, 2006:423-428
  • 9Li Tao, Yu Zhiping. Statistical analysis of full-chip leakage power considering junction tunneling leakage [ C ] //Proceedings of the 44th Annual Conference on Design Automation, San Diego, California, 2007:99-102
  • 10Prime power manual V2004.06 [ M ]. Silicon Valley: Synopsys, 2004

二级参考文献17

  • 1Wei-WuHu Fu-XinZhang Zu-SongLi.Microarchitecture of the Godson-2 Processor[J].Journal of Computer Science & Technology,2005,20(2):243-249. 被引量：52
  • 2Benini L. , de Micheli G.. System-level power optimization:Techniques and tools. ACM Transactions on Design Automation of Electronic Systems, 2000, 5(2) : 115～192
  • 3Cai G. , Lim C. H.. Architectural level power/performance optimization and dynamic power estimation. Cool Chips Tutorial,in Conjunction with 32nd Annual International Symposium on Microarchitecture, Haifa Israel, 1999, 90～113
  • 4Reinman G. , Jouppi N.. CACTI 2.0: An integrated cache timing and power model. Western Research Laboratory:Technical Report 2000/7, Palo Alto, California, USA, 2000
  • 5Brooks D. , Tiwari V. , Martonosi M.. Wattch: A framework for architectural-level power analysis and optimizations. In:Proceedings of the 27th Annual International Symposium on Computer Architecture. Vancouver, British Columbia, Canada, 2000, 83～94
  • 6Seng J. , Tullsen D. , Cai G.. Power sensitive multithreaded architecture. In: Proceedings of the International Conference on Computer Design, Austin, Texas, USA, 2000, 199～205
  • 7Liao W. , He L.. Power modeling and reduction of VLIW processors. In: Proceedings of the Workshop on Compilers and Operating Systems for Low Power, Barcelona, Spain, 2001,155～171
  • 8Gurumurthi S. , Sivasubramaniam A. , Irwin M. et al.. Using complete machine simulation for software power estimation:The softwatt approach. In: Proceedings of the International Symposium on High-performance Computer Architecture. Boston, Massachusettes, USA, 2002, 141～150
  • 9Wang Y. , Zhang M.. IMPACT XP: An integrated performance/power analysis framework for compiler and architecture research. Chinese Journal of Electronics, 2004, 13(2): 250～253
  • 10Gan Xue-Wen. Digital CMOS VLSI Analysis and Design Basics. Beijing: Peking University Press, 1999(in Chinese)(甘学温.数字CMOS VLSI分析与设计基础.北京:北京大学出版社,1999)

共引文献17

同被引文献68

  • 1王永文,张民选.高性能微处理器微体系结构级功耗模型及分析[J].计算机学报,2004,27(10):1320-1327. 被引量：5
  • 2易会战,陈娟,杨学军,刘喆.基于语法树的实时动态电压调节低功耗算法[J].软件学报,2005,16(10):1726-1734. 被引量：12
  • 3胡伟武,赵继业,钟石强,杨旭,Elio Guidetti,吴永强.Implementing a 1GHz Four-Issue Out-of-Order Execution Microprocessor in a Standard Cell ASIC Methodology[J].Journal of Computer Science & Technology,2007,22(1):1-14. 被引量：14
  • 4Tan T K,Raghunathan A,Jha N K.Energy Macro-modeling of Embedded Operating Systems[J].ACM Transactions on Embedded Computing Systems,2005,4(1):231-254.
  • 5Feng Xizhou,Ge Rong,Cameron K W.Power and Energy Profiling of Scientific Applications on Distributed Systems[C]//Proc.of IPDPS'05.Denver,Colorado,USA:IEEE Press,2005.
  • 6Bui V,Norris B,Huck K,et al.A Component Infrastructure for Performance and Power Modeling of Parallel Scientific Appli-cations[C]//Proc.of CBHPC'08.Karlsruhe,Germany:[s.n.],2008.
  • 7Brooks D,Tiwari V,Martonosi M.Wattch:A Framework for Architectural-level Power Analysis and Optimizations[C]//Proc.of ISCA'00.Vancouver,Canada:ACM Press,2000.
  • 8Ye W,Vijaykrishnan N,Kandemir M,et al.The Design and Use of Simplepower:A Cycle-accurate Energy Estimation Tool[C]//Proc.O f the 37th Annual Design Automation Conference.New York,USA:ACM Press,2000.
  • 9Electronic Product Environmental Assessment Tool(EPEAT)[Z].[2010-04-01].http://www.epeat.net.
  • 10SPEC Ships Power_ssj2008 V1.10[Z].[2010-04-01].http://www.spec.org/power_ssj2008/.

引证文献4

二级引证文献40

计算机辅助设计与图形学学报
2007年 第11期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部