期刊文献+

直接数字射频调制器的实现

Design of Direct Digital-RF Modulator
下载PDF
导出
摘要 介绍了将I/Q两路8Bit信号转换成射频信号的一种直接数字射频调制实现方式,它通过采用温度计码编码减小数字信号跳变导致的噪声毛刺,而采用8-fold线性内插信号作为一阶保持信号的近似处理,大大抑制了数字信号镜像成分。对电路进行模拟后,双边带调制后信号镜像成分抑制53.52dB以上,噪声毛刺抑制53.01dB以上,单边带调制后信号镜像成分抑制59.15dB以上,噪声毛刺抑制53.92dB以上。 The thesis introduces a new structure of Direct Digital-RF Modulator which converts I/Q 8Bit digital signals to RF signals directly. Thermometer decoder converter and 8-Fold Linear Interpolation are used in the new structure. The simulated DSB digital image rejection of above 53.52dB and spur rejection of above 53.01dB is realized.The simulated SSB digital image rejection of above 59.15dB and spur rejection of above 53.92dB is realized.
出处 《微电子学与计算机》 CSCD 北大核心 2007年第11期145-146,151,共3页 Microelectronics & Computer
基金 国家自然科学基金项目(60475018 90407006) 北京科技发展计划(D0305003040111)
关键词 直接数字射频 数字滤波 温度计码 线性内插 调制器 direct digital-RF digital filter thermometer decoder interpolation modulator
  • 相关文献

参考文献5

  • 1Petri Eloranta,Pauli Soppinen Nokia,Helsinki Finland.Direct-digital RF modulator IC in 0.13μm CMOS for wide-band multi-radio applications[C].ISSCC,2005/
  • 2Zhou Yijun,Yuan Jiren.A 1GHz CMOS current-folded direct digital RF quadrature modulator[C].RFIC Symposium,2005:25-28
  • 3温显光,解宁,何乐年,徐新民,孙振国.高速PLL电路中的电荷泵电路设计[J].微电子学与计算机,2004,21(12):207-209. 被引量:4
  • 4刘军,黄君凯,易清明.一种高速FIR滤波器的设计及实现[J].微电子学与计算机,2004,21(7):150-152. 被引量:11
  • 5Leung V W,Larson L E,Gudem P S.Digital-IF WCDMA handset transmitter IC in 0.25μm SiGe BiCMOS[J].IEEE Journal of Solid-State Circuits,2004,39(12):2215-2225

二级参考文献10

  • 1周耀华,汪凯仁.数字信号处理,复旦大学出版社,1997.
  • 2Junji Mori, Masato Nagamatsu, Masashi Hirano, Shigeru Tanaka, Makoto Noda, Yoshiaki Toyoshima, Kazuhiro Hashimoto. A 10ns 54×54b Parallel Structured Full Array Multiplier with 0.5-μm CMOS Technology . IEEE J.Solid State Ciruit, April, 1991.
  • 3Yun-Nan Chang, Keshab K.Parhi. High-Performance Digit-Serial Complex Multiplier. IEEE Transactions on Circuits and Systems, June 2000.
  • 4李亚民.计算机组成与系统结构,清华大学出版社,2000.
  • 5Lee J, Kim B. A 250 MHz low jitter adaptive bandwidth PLL. Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999 IEEE International . 15-17 Feb. 1999:346 - 347.
  • 6Kyoohyun Lim, Chan-Hong Park, Dal-Soo Kim, Beomsup Kim. A low-noise phase-locked loop design by loop bandwidth optimization. Solid-State Circuits, IEEE Journal of, Volume: 35, Issue: 6, June 2000:807 - 815.
  • 7Behazad Razavi. Design of Analog CMOS Intergrated Circuit[M].The McGraw-Hill Companies,Inc.,2001:547-621.
  • 8Arker J F Ray, D. A 1.6-GHz CMOS PLL with on-chip loop filter. Solid-State Circuits, IEEE Journal of, Volume:33, Issue: 3 , March 1998: 337 - 343.
  • 9Yang H C, Lee L K, Co R S. A low jitter 0.3-165 MHz CMOS PLL frequency synthesizer for 3 V/5 V operation.Solid-State Circuits, IEEE Journal of, Volume: 32 Issue:4, April 1997:582 -586.
  • 10Gardner F. Charge-Pump Phase-Lock Loops. Communicati ons, IEEE Transactions on [legacy, pre - 1988] , Volume:28 Issue: 11 , Nov 1980:1849 -1858

共引文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部