期刊文献+

基于SoC芯片测试结构的研究 被引量:2

Study Based on SoC Test Structure
下载PDF
导出
摘要 由于芯片规模的快速增长,给测试技术带来了新的挑战。结合系统芯片SoC测试结构的描述,对其核心部分测试外壳Wrapper和测试访问机制TAM做了论述,介绍了几类典型的测试访问机制TAM,分析其特点。同时对SoC的测试规划问题进行了讨论,指出了目前SoC测试面临的问题。 The test technology is facing the new challenge,which brought by the rapid increasing of the chips scales. The article de picts the test structure of SoC,and states the key components - test wrapper and test access mechanism(TAM ), and introduces the popular and typical TAM ,analyzes their characteristics. Meanwhile, the article discusses the issue about SoC's test schedule,and points out the currently development conditions and presents problems in the field of SoC's test.
出处 《现代电子技术》 2007年第22期43-45,共3页 Modern Electronics Technique
关键词 SOC 测试外壳Wrapper TAM 测试规划 SoC test wrapper, TAM test schedule
  • 相关文献

参考文献4

二级参考文献52

  • 1Jeop Aerts, Erik Jan Marinissen. Scan chain design for test time reduction in core-based ICs. Proceeding of IEEE International Test Conference Symposium(ITC),2000,448~457.
  • 2P.Varma, S. Bhatia. A structureed test re-use methodlogy for core-based system chips. Proceeding of IEEE International Test Conference Symposium, 1998,294~302.
  • 3E.J.Marinissen, et al.. A structured and scalable mechanism for test acess to embedded reusuable cores. Proceeding of IEEE International Test Conference Symposium, 1998,284~293.
  • 4Krishnendu Chakrabarty. Design of system-on-a-chip test access architectures using integer linear programming. Proceeding of IEEE International VLSI Test Symposium, 2000,127~134.
  • 5Krishnendu Chakrabarty. Design of system-on-a-chip test access architectures under place-and-route and power constraints. Proceeding of ACM/IEEE Design Automation Conference, 2000,432~437.
  • 6Zahra, Sadat Ebadi, Andre Ivanov. Design of an optimal test access architecture using a grnetic algorithm. Proceeding of Asian Test Symposium, Kyoto, Japan, Nov.2001,205~210.
  • 7Vikram Iyenger, Krishnendu Chakrabarty. Test wrapper and test access mechanism co-optimization for system-on-chip. Journal of Electronic Testing:Theory and Application, 2002,18(2).
  • 8Vikram Iyenger, Krishnendu Chakrabarty, et al. Efficient wrapper/TAM co-optimization for large SOCs.Proceeding of Design, Automation, and Test in Europe(DATE),Paris, France, March 2002.
  • 9S.K. Goel, Erik Jan Marinissen. Cluster-based test architecture design for system-on-chip. Proceeding of the 20th IEEE VLSI Test Symposium, 2002,259~264.
  • 10Sugihara M, Date H, Yasuura H. A novel test methodology for core-based System LSIs and a testing time minimization problem[A].proceedings IEEE International Test Conference[C].USA:Washington DC,1998. 465-472.

共引文献3

同被引文献11

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部