期刊文献+

网络处理器性能评估模型 被引量:1

Network Processor Performance Evaluation Model
下载PDF
导出
摘要 针对基准测试工具在网络处理器性能评估中应用的局限性,该文提出了网络处理器性能评估模型。将网络处理器系统划分为系统、功能、任务和硬件等层面,逐级进行系统的性能评估,从而实现了多级并行系统性能评估的有效简化,确保了系统性能分析的效率与准确性。 Aiming at what the benchmark tools can offer in network processor performance evaluation and their limitations, this paper presents a network processor performance evaluation model. The model divides the network processor system into four levels, namely, system, function, task and hardware. And the model makes the system performance evaluated level by level, which simplifies the complexity of multilevel parallel system performance evaluating and insures its efficiency and precision.
作者 单征 赵荣彩
出处 《计算机工程》 CAS CSCD 北大核心 2007年第22期161-162,168,共3页 Computer Engineering
基金 河南省杰出人才创新基金资助项目"基于NP架构的高速安全平台技术研究"(0521000200)
关键词 网络处理器 性能评估 基准测试 IXP NPU performance evaluation benchmark test IXP
  • 相关文献

参考文献6

  • 1谭章熹,林闯,任丰源,周文江.网络处理器的分析与研究[J].软件学报,2003,14(2):253-267. 被引量:62
  • 2Wolf T,Franklin M A.CommBench--a Telecommunications Benchmark for Network Processors[C]//Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software.2000:154-162.
  • 3Memik G,Mangione-Smith B,Hu W.NetBench:A Benchmarking Suite for Network Processors[C]//Proceedings of the International Conference on Computer Aided Design.2001:39-43.
  • 4Xu Wen,Peterson L.Support for Software Performance Tuning on Network Processors[J].IEEE Network,2003,17(4):40-45
  • 5Balakrishnan G,Gunturi R.MPLS Forwarding Application Level Benchmark Specification Implementation Agreement[EB/OL].(2003-02).http://www.oiforum.com/public/documents/MPLSBenchmark.pdf.
  • 6Ramaswamy R,Weng Ning,Wolf T.Application Analysis and Resource Mapping for Heterogeneous Network Processor Architectures[C]//Proc.of Network Processor Workshop in Conjunction with 9th International Symposium on High Performance Computer Architecture,Madrid,Spain.2004-02:103-119.

二级参考文献67

  • 1[10]Shah N. Understanding network processors [MS. Thesis]. Berkeley: Department of Electrical Engineering and Computer Sciences, University of California, 2001.
  • 2[11]Nie XN, Gazsi L, Engel F, Fettweis G. A new network processor architecture for high-speed communications. In: Proceedings of the IEEE workshop on signal processing systems. IEEE Computer Society Press, 1999. 548~557.
  • 3[12]McAuley A, Francis P. Fast routing table lookup using CAMs. In: Proceedings of the Infocom'93, Vol 3. IEEE Computer Society Press, 1993. 1382~1391.
  • 4[13]Liu H. A trace driven study of packet level parallelism. In: Proceedings of the International Conference on Communications (ICC). New York, NY: IEEE Computer Society Press, 2002. 2191~2195.
  • 5[14]IBM Corp. Rainier network processor. 2000. http://www.ibm.com/.
  • 6[15]Intel Corp. Intel IXP1200 Network Processor. 2002. http://developer.intel.com/design/network/products/npfamily/ixp1200.htm.
  • 7[16]Wolf T, Turner JS. Design Issues for High-performance active routers. IEEE Journal on Selected Areas in Communications, 2001, 19:404~409.
  • 8[17]Kounavis ME, Campbell AT, Chou S, Modoux F, Vicente J, Zhuang H. The genesis kernel: a programming system for spawning network architectures. IEEE Journal on Selected Areas in Communications, 2001,19(3):511~526.
  • 9[18]Wang J, Nahrstedt K. Parallel IP packet forwarding for tomorrow's IP routers. In: Proceedings of the 2001 IEEE Workshop on High Performance Switching and Routing (HPSR 2001). Dallas: IEEE Computer Society Press. 2001. 353~357.
  • 10[19]Katavenis M, Sidiropoulos S, Courcoubetis C. Weighted round-robin cell multiplexing in a general-purpose ATM switch chip. IEEE Journal on Selected Areas in Communication, 1991,9(8):1265~1279.

共引文献61

同被引文献6

引证文献1

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部