期刊文献+

集成电路芯片安全隐患检测技术 被引量:5

Test Technology for Hidden Security Troubles in IC
下载PDF
导出
摘要 现代信息产业的基础是集成电路,集成电路的安全性决定了信息产业的安全,在集成电路芯片设计过程中考虑不周全或恶意植入不受使用方控制的程序或电路,是对现代信息产业安全的重大挑战。通过对集成电路芯片中安全漏洞的分析,提出了三种检测芯片安全隐患的方法:物理检测、电学检测和协议检测,认为采用物理检测和电学检测相结合的方式可以比较有效地检测出芯片的安全隐患,并对基于电流变化的电学检测技术进行了详细地论述。 IC is the basis of modem information industry, and the security of information industry depends on the security of IC. The lacks of consideration or uncontrollable bad ware put in the design are the big challenges for the security of information industry. By analyzing the security leaks of the IC chips, three methods of hidden security troubles in IC were analyzed and the related test technologies were pointed out: physical test, electronic test and protocol testing. Physical test combing with electronic test inspecting the IC hidden security troubles effectively, and the electrical test technology based on the current was discussed.
作者 罗宏伟
出处 《半导体技术》 CAS CSCD 北大核心 2007年第12期1094-1097,共4页 Semiconductor Technology
关键词 集成电路 安全隐患 检测技术 IC hidden security troubles test technology
  • 相关文献

参考文献7

二级参考文献13

  • 1戴昌培.IDDQ测试算法研究技术报告[R].北京:北京自动测试技术研究所,1999..
  • 2Mao W, Gulai R K. QUIETEST: A Methodology for Selecting IDDQ Test Vectors [J] . JETTA, 1992, (12): 349-359.
  • 3Soden J M. IDDQ Testing: A Reviews [J] . JETTA,1992, (12): 291-304.
  • 4Baker F, Bratt A, Richadson A, et al. Development of a Class I QTAG Moniter [A] . International Test Conference[C]. 1994. 213-222.
  • 5[1]Kocher P,Jaffe J,Jun B.Differential power analysis.In:Proceeding of the Advances in Cryptography (CRYPTO'99),Santa Barbara,USA,1999
  • 6[2]Messerges T S,Dabbish E A,Sloan R H,Investigations of power analysis attacks on smartcards.Proceedings of USENIX Workshop on Smartcard Technology,May 1999
  • 7[3]Brier E,Clavier C,Olivier F.Correlation power analysis with a leakage model.In:eds Joye M,Quisquater J J.Cryptographic Hardware Embedded System-CHES 2004.USA,Volume 3156 of Lecture Notes in Computer Science,Springer-Verlag,2004
  • 8[4]Messerges T S,Dabbish E A,Sloan R H.Examining smartcard secu rity under the threat of power analysis attacks.IEEE Transactions on Computers,2002
  • 9Kocher P,Jatte J,Jun B.Differential power analysis[A].Wiener M,editor.Advances in Cryptology:Proceedings of CRYPTO' 99[C].Volume 1666 in Lecture Notes in Computer Science,Santa Barbara,CA,USA,Springer-Verlag 1999,388-397.
  • 10Brier E,Clavier C,Olivier F.Correlation power analysis with a leakage model[A].Joye M,Quisquater J J,editor.Cryptographic Hardware Embedded System-CHES 2004[C].USA,Volume 3156 of Lecture Notes in Computer Science,Springer-Verlag,2004,16-29.

共引文献10

同被引文献43

  • 1虞致国,魏敬和.基于JTAG的SoC芯片调试系统设计[J].电子与封装,2007,7(7):24-27. 被引量:2
  • 2Wojtczuk R,Rutkowska J.Attacking SMM Memory via Intel CPU Cache Poisoning[EB/OL].(2009-03-29).http://www.invisiblethings lab.com/resources/misc09/smm_cache_fun.pdf.
  • 3Ganesan S R,Bilski G Generating Fast Logic Simulation Models for a PLD Design.Description:USA,7131091 Bl[P].2006-10-31[2009-08-29].
  • 4Li Qingbao,Zhang Ping,Zhao Rongcai.A Novel Data Acquisition for the Reverse Analysis of Encrypted Synchronous PLDs[C] //Proc.of International Conference on Computational Intelligence and Security Workshops.Harbin,China:[s.n.] ,2007:902-905.
  • 5Agrawal D,Baktir S,Karakoyunlu D,et al.Trojan Detection Using IC Fingerprinting[C]//Proceedings of IEEE Sympo-sium on Security and Privacy.Washington D.C.,USA:IEEE Press,2007:296-310.
  • 6Tehranipoor M,Koushanfar F.A Survey of Hardware Trojan Taxonomy and Detection[C]//Proceedings of IEEE Conference on Design & Test of Computers.Washington D.C.,USA:IEEE Press,2009:10-25.
  • 7Bhunia S,Hsiao M S,Banga M,et al.Hardware Trojan Attacks:Threat Analysis and Countermeasures[J].Proceedings of the IEEE,2014,102(8):1229-1247.
  • 8Rostami M,Koushanfar F,Rajendran J,et al.Hard-wareSecurity:Threat Models and Metrics[C]//Proceedings of International Conference on Computer-aided Design.Washington D.C.,USA:IEEE Press,2013:819-823.
  • 9Sunar B.Rise of the Hardware Trojans[C]//Proceedings of the 17th IEEE International On-line Testing Symposium.Washington D.C.,USA:IEEE Press,2011:138-138.
  • 10Moore T,Jarvis J.FailureAnalysis and Stress Simulation in Small Multichip BGAs[C]//Proceedings of the 38th IEEE International Reliability Physics Symposium.Washington D.C.,USA:IEEE Press,2000:217-224.

引证文献5

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部