期刊文献+

Reducing Network Traffic of Token Protocol Using Sharing Relation Cache 被引量:2

Reducing Network Traffic of Token Protocol Using Sharing Relation Cache
原文传递
导出
摘要 Token protocol provides a new coherence framework for shared-memory multiprocessor systems. It avoids indirections of directory protocols for common cache-to-cache transfer misses, and achieves higher interconnect bandwidth and lower interconnect latency compared with snooping protocols. However, the broadcasting increases network traffic, limiting the scalability of token protocol. This paper describes an efficient technique to reduce the token protocol network traffic, called sharing relation cache. This cache provides destination set information for cache-to-cache miss requests by caching directory information for recent shared data. This paper introduces how to implement the technique in a token protocol. Simulations using SPLASH-2 benchmarks show that in a 16-core chip multiprocessor system, the cache reduced the network traffic by 15% on average. Token protocol provides a new coherence framework for shared-memory multiprocessor systems. It avoids indirections of directory protocols for common cache-to-cache transfer misses, and achieves higher interconnect bandwidth and lower interconnect latency compared with snooping protocols. However, the broadcasting increases network traffic, limiting the scalability of token protocol. This paper describes an efficient technique to reduce the token protocol network traffic, called sharing relation cache. This cache provides destination set information for cache-to-cache miss requests by caching directory information for recent shared data. This paper introduces how to implement the technique in a token protocol. Simulations using SPLASH-2 benchmarks show that in a 16-core chip multiprocessor system, the cache reduced the network traffic by 15% on average.
出处 《Tsinghua Science and Technology》 SCIE EI CAS 2007年第6期691-699,共9页 清华大学学报(自然科学版(英文版)
基金 Supported by the National Natural Science Foundation of China (No. 60673145) the Basic Research Foundation of Tsinghua Na-tional Laboratory for Information Science and Technology (TNList) the Intel/University Sponsored Research, the National Key Basic Research and Development (973) Program of China (No. 2006CB303100) and the IBM China Research Laboratory
关键词 token protocol sharing relation cache network traffic token protocol sharing relation cache network traffic
  • 相关文献

参考文献10

  • 1Agarwal A,Simoni R,Hennessy J,Horowitz M.An evaluation of directory schemes for cache coherence[].Proceedings of the Int’l Symp on Computer Architecture.1988
  • 2James D,Laundrie A,Gjessing S,Sohi G.Distributed- directory scheme: Scalable coherent interface[].IEEE Computer.1990
  • 3Martin M,Hill M,Wood D.Token coherence: Decoupling performance and correctness[].Proceedings of the Int’l Symp on Computer Architecture.2003
  • 4Marty M,Bingham J,Hill M,Hu A,Martin M,Wood D.Improving multiple-CMP systems using token coherence[].Proceedings of the Int’l Symp on High-Perf Computer Architecture.2005
  • 5Wang Haixia,Wang Dongsheng,Li Peng.SRC-based cache coherence protocol in chip multiprocessor[].Pro- ceedings of the Japan-China Joint Workshop on Frontier of Computer Science and Technology.2006
  • 6Martin M,Harper P,Sorin D,Hill M,Wood D.Using des- tination-set prediction to improve the latency/bandwidth tradeoff in shared-memory multiprocessors[].Proceed- ings of the Int’l Symp on Computer Architecture.2003
  • 7Olukotun K,Nayfeh B,Hammond L,Wilson K,Chung K.The case for a single-chip multiprocessor[].Proceedings of the Int’l Conf on Architectural Support for Program ming Languages and Operating Systems (ASPLOS-VII).1996
  • 8Hammond L,Hubbert B,Siu M,Prabhu M,Chen M,Olukotun K.The Stanford hydra[].IEEE Micro.2000
  • 9Goodman J R.Using cache memory to reduce processor memory traffic[].Proceedings of the Int’l Symp on Computer Architecture.1983
  • 10Katz R,Eggers S,Wood D,Perkins C,Sheldon R.Imple menting a cache consistency protocol[].Proceedings o the Int’l Symp on Computer Architecture.1985

同被引文献19

  • 1SUN Li-mei SONG Bao-yan YU Ya-xin LI Fang-fang YU Ge.Cache-Conscious Index Mechanism for Main-Memory Databases[J].Wuhan University Journal of Natural Sciences,2006,11(1):309-312. 被引量:5
  • 2孙卫琴.精通Hibernate:Java对象持久化技术详解[M].电子工业出版社,2006.
  • 3王春娟.基于缓存技术的Web应用性能优化研究.电脑知识与技术,2008,(3):438-440.
  • 4Barroso L, Gharachorloo K, McNamara R, et al. Piranha: A sealable architecture based on single-chip multiproeessing [ C ]//Proceedings of International Symposium on Computer Architecture, 2000 : 282 - 293.
  • 5Le Q, Starke J, Fields S, et al. IBM POWER6 microarchitecture[J]. IBM Journal of Research and Development, 2007, 51 (6) :639 -662.
  • 6Kongetira P, Aingaran K, Olukotun K. Niagara: A 32-way muhithreaded SPARC processor [ J ]. IEEE Micro, 2005,25 (2) :21 -29.
  • 7Kalla R, Warnock J, Cargnoni R, et al. POWER7 : a highly parallel, scalable muhi-core high end server processor [ J ]. IEEE Journal of Solid-State Circuits, 2011, 25 ( 1 ) : 145 -161.
  • 8Goodman J R. Using cache memory to reduce processor memory traffic [C]//Proceedings of International Symposium on Computer Architecture, 1983 : 176 - 283.
  • 9Agarwal A, Simoni R, Hennessy J. An evaluation of directory schemes for cache coherence [C]//Proceedings of International Symposium on Computer Architecture, 1988 : 353 - 362.
  • 10Tang C K. Cache design in the tightly coupled muhiprocessor system[C]//Proceedings of AFIPS Conference Proceedings of National Computer Conference, 1976:749 -753.

引证文献2

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部