期刊文献+

深亚微米ESD保护器件GGNMOS性能分析与设计 被引量:2

下载PDF
导出
摘要 本文采用MEDICI作为集成电路ESD保护常用器件—栅极接地NMOS管(GGNMOS)ESD性能分析的仿真工具,综合分析了各种对GGNMOS的ESD性能有影响的因素,如衬底掺杂、栅长、接触孔距离等,为深亚微米下ESD保护器件GGNMOS的设计提供了依据。通过分析发现衬底接触孔到栅极距离对GGNMOS器件ESD性能也有一定影响,此前,对这一因素的讨论较少。最后,根据分析结果,给出了一个符合ESD性能要求的器件设计。
出处 《中国集成电路》 2007年第12期46-50,58,共6页 China lntegrated Circuit
  • 相关文献

参考文献6

  • 1[1]Nitin Mohan,Auil Kumar.Modeling ESD Protection.IEEE POTENTIALS.February/March,2005
  • 2[2]Jung-Hoon Chun.Dissertation Submitted To The Department Of Electrical Engineering And The Committee On Graduate Studies Of Stanford University.June 2006,CHAPTER 2:14~15
  • 3罗宏伟,恩云飞,杨银堂,朱樟明.多指条nMOSFET抗ESD设计技术[J].电路与系统学报,2004,9(6):132-134. 被引量:9
  • 4[4]Ming-Dou Ker and Hsin-Chyh Hsu.Ming-Dou Ker and Hsin-Chyh Hsu.The Impact Of Inner Pickup On ESD Robustness Of Multi-Finger NMOSIn Nanoscale CMOS Technology.IEEE Annual International Reliability Physics Symposium,2006
  • 5[6]Ajith Amerasekera,Charvaka Duvvury.ESD in Silicon Integrated Circuits,John Wiley& Sons,2002:335~341
  • 6[7]Christophe Salam é ro,Nicolas Nolhier,Amaury Gendron,Marise Bafleur,Patrice Besse,and Michel Z é cri.TCAD Methodology for ESD Robustness Prediction of Smart Power ESD Devices.IEEE Transactions on Device and Material Reliability,2006,6(3):399~407

二级参考文献7

  • 1Oh Kwang-Hoon, Duvvury Charvaka, et al. Investigation of Gate to Contact Spacing Effect on ESD Robustness of Salicided Deep submicron Single finger NMOS Transistors [A]. IEEE 40th Annual International Reliability Physics Symposium [C]. Dallas, Texas, 2002: 148-155.
  • 2Huh Y J, Axerad V, Chen Jau Wen, et al. The Effect of Substrate Coupling on Triggering Uniformity and ESD Failure Threshold of Fully Silicided NMOS Transistors [A]. 2002 Symposium On VLSI Technology Digest of Technical Papers [C].2002: 220-221.
  • 3Russ C C, Mergens M P J, Verhaege1K G, et al. GGSCRs: GGNMOS Triggered Silicon Controlled Rectifiers for ESD Protection in Deep Sub-Micron CMOS Processes [A]. Proc. EOS/ESD Symp. [C]. 2001: 22-31.
  • 4Mergens Markus P J, Verhaege Koen G, Russ Christian C, et al. Multi-Finger Turn-on Circuits and Design Techniques for Enhanced ESD Performance and Width-Scaling [A]. IEEE 2001 EOS/ESD Symposium [C].
  • 5Amerasekera A, Roozendaal L van, Bruines J, Kuper F. Characterization and modeling of second breakdown in NMOST's for the extraction of ESD-related process and design parameters [J]. IEEE Tran. El. Dev., 1991, 38(9): 2161-2168.
  • 6Oh K H, Duvvury C, Salling C, Banerjee K, Dutton R W. Non-uniform Bipolar Conduction in Single Finger NMOS Transistors and Implications for Deep Submicron ESD Design [A]. 39th IEEE IRPS [C]. 2001-04/05: 226-234.
  • 7罗宏伟,师谦.集成电路抗ESD设计中的TLP测试技术[J].电子产品可靠性与环境试验,2003,21(4):44-46. 被引量:13

共引文献8

同被引文献10

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部