期刊文献+

聚合物ESD抑制器抑制特性的测试方法 被引量:2

Measurement on Suppressing Characteristics of Polymer ESD Suppressor
下载PDF
导出
摘要 为了消除静电放电时产生的辐射场对静电放电抑制器测试结果的影响,基于法拉第笼的屏蔽效应、依据国际电工委员会IEC61000-4-2标准和国军标GJB911-1990,利用静电放电模拟器和静电放电电流波形测试装置等设备,测试了某型号聚合物静电放电抑制器的抑制特性。测试结果表明,采用IEC61000-4-2标准规定的电流靶结合法拉第笼的方法,测试静电放电时通过抑制器的电流,能够保证电流波形不失真;而加在抑制器两端的电压,须使用有效带宽足够宽的电压探头配合示波器来测量,同时应尽可能消除静电放电时产生的辐射场对电压探头的影响。 Electrostatic discharge (ESD) suppressor is the chief way by which the susceptibility to electrostatic discharge of equipment can be decreased. Prior to each application, the ESD suppressor has to be tested in order to evaluate its performances. In the paper, the influence of ESD radiation on the ESD suppressor test was experimentally studied through discharging to the suppressor by ESD simulator. Based on the shielding effectiveness of Faraday cage, the test set-up for ESD circuit waveform composed of ESD simulator, current target, the output cables and oscillograph was made. According to IEC 61000-4-2 and GJB 911-90, using relevant ESD simulator and test set-up for ESD circuit waveform, the suppressing characteristics of a polymer ESD suppressor were tested. The testing resuits show that the measurement, which uses current target and Faraday cage specified in IEC 61000-4-2 to test current on ESD suppressor, is correct; and the voltage wave of suppressor can be tested by oscillograph and voltage probe with an enough efficient bandwidth, and the influences of ESD radiation on voltage probe should be furthest eliminated.
出处 《高电压技术》 EI CAS CSCD 北大核心 2007年第11期108-111,共4页 High Voltage Engineering
基金 国家自然科学基金重点资助项目(50237040 60671044)~~
关键词 静电放电 瞬态电压抑制器 模拟器 IEC标准 屏蔽效应 测试 ESD transient voltage suppressor (TVS) simulator IEC standard shielding effectiveness test
  • 相关文献

参考文献17

  • 1Greason D W, Castle G S P. The effects of electrostatic discharge on microelectronic devices-a review[J]. IEEE Trans on Industry Application, 1984, (20) : 247-252.
  • 2Honda M. New threat-EMI effect by indirect ESD on electronic equipment [J]. IEEE Trans on Industry Application, 1989, (25) : 939-944.
  • 3Reiner J C, Keller T, Jaggi H, et al. Impact of ESD-induced soft drain junction damage on CMOS product lifetime[C]. Proceedings of 8th IPFA 2001. Singapore, 2001,77-78.
  • 4Hopewell N J. Bell labs engineers detect invisible microcircuit killers[R]. [S.1.]: Lucent Technologies, 1998.
  • 5孙可平,刘勇.我国电子行业ESD防治技术现状及对策[J].上海海运学院学报,1999,20(1):76-81. 被引量:8
  • 6岳云.ESD电路保护设计中的若干关键问题[J].世界电子元器件,2002(10):27-29. 被引量:1
  • 7吴孝祥,谢自美.信息技术产品设计中抗静电放电(ESD)技术的研究[J].福州大学学报(自然科学版),2002,30(6):806-808. 被引量:1
  • 8IEC 61000-4-2 Electromagnetic compatibility (EMC), Part 4. testing and measurement techniques- section2, electrostatic discharges immunity test[S], 2001.
  • 9GJB 911-1990 电磁脉冲防护器件测试方法[S],1990.
  • 10刘尚合 苏振中.静电放电特点及其测试技术.军械工程学院学报,2001,13:1-6.

二级参考文献8

  • 1贾新章 郝跃 等.电子电路CAD技术[M].西安:西安电子科技大学出版社,1996..
  • 2张义和.非常PCB设计[M].北京:中国铁道出版社,1998..
  • 3孙可平 宋广成.工业静电[M].北京:国防工业出版社,1996.26-89.
  • 4[3]Graziano Cerri, Simona Chiaradini, Simone Costantini,et al. Theoretical and experimental characterization of transient electromagnetic fields radiated by ESD currents[J]. IEEE Transactions on EMC, 2002, 44(2): 139- 146.
  • 5[5]Leuchtmann P, Sroka J Transient field simulator of electrostatic discharge (ESD) in the calibration setup (acc.IEC61000-4-2)[Z]. IEEE International Symposium on Electromagnetic Compatibility, Zurich, 2000.
  • 6GB/T 17626.2-1998, 试验和测量技术静电放电抗扰度试验[S].
  • 7李兰芬. 信息技术设备(包括电气事务设备)的安全[M]. 北京: 中国标准化出版社, 1996.
  • 8刘尚合.静电防护的发展趋势和ESD危害的作用机理[J].静电,1998,13(1):1-6. 被引量:8

共引文献36

同被引文献8

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部