期刊文献+

一种适用于互补双极技术的双层多晶硅自对准PNP晶体管的设计

Design of a double poly-silicon self-aligned PNP transistor for C-bipolar technology
下载PDF
导出
摘要 通过仿真与实验设计出了一种高性能的双层多晶硅自对准PNP晶体管工艺流程,分析了关键工艺技术,器件性能达到fT=8.5 GHz,β=60,BVCEO=8 V。该工艺与已有的双层多晶硅自对准NPN晶体管工艺相兼容,可用于制造高性能的互补双极电路。 A high-performance double poly-silicon self-aligned PNP transistor process with .fT=8.5GHz,β-60 and BVCEO=8V is designed by simulations and experiments, and the key technologies are analyzed. The process is compatible to the existing double poly-silicon self-aligned NPN transistor process, which can be used to fabricale high-performance complementary bipolar circuits.
机构地区 重庆邮电大学
出处 《重庆邮电大学学报(自然科学版)》 2007年第6期669-673,共5页 Journal of Chongqing University of Posts and Telecommunications(Natural Science Edition)
关键词 双层多晶硅 自对准 PNP 互补双极 double poly-silicon self-aligned PNP complementary bipolar
  • 相关文献

参考文献9

  • 1[1]KIKKAWA T,SUGANUMA T,TANAKA K,et al.A new complementary transistor structure for analog integrated circuits[EB/OL].(2005-08-09)[2007-06-25].http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1481197.
  • 2[2]WIEDMANN S K.Potential of bipolar complementary device/circuit technology[EB/OL].(2005-08-09)[2007-06-25].http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1487316.
  • 3[3]WIEDMANN S K.Sub-300 pS CBL circuits[J].IEEE Electron Dev Lett,1989,10(11):484-486.
  • 4[4]YAMAGUCHI C,KOBAYASHI Y,SAKAI T.A Complementary Bipolar Process for High Speed Precision Linear Circuits[J].VLSI Tech Symp,1987:39.
  • 5[5]KOBAYASHI Y,IYAMAGUCH C,AMEMIYA Y,et al.High-performance LSI process technology:SST CBi-CMOS[C]// Electron Devices Meeting,1988.IEDM '88.Technical Digest.,International,San Francisco,CA,USA,USA:[s.n.],1988:760-763.
  • 6[6]Harame D L,Stork J M C,Patton G L,et al.High-performance Si and SiGe-base pnp transistors[C]// Electron Devices Meeting,1988.IEDM '88.Technical Digest,International,San Francisco,CA,USA,USA:[s.n.],1988:889-891.
  • 7[7]MICHEL A E,RAUSCH W,RONSHEIM P A.Implantation damage and the anomalous transient diffusion of ion-implanted boron[J].Appl Phys Lett,1987,51(17):4487-4489.
  • 8[8]J Warnock.Boron-doped emitters for high-performance vertical pnp transistors[C]// Bipolar Circuits and Technology Meeting,1989,Proceedings of the 1989,Minneapolis,MN,USA:[s.n.],1989:186-189.
  • 9[9]LU P F,CHEN T C,SACCAMANGO M I.Modeling of currents in a vertical pnp transistor with extremely shallow emitter[J].IEEE Electron Device Lett,1989,10(5):232-235.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部