期刊文献+

一种基于多处理器环境总线接口部件的优化方案

Optimal blue print for bus interface unit based on multiprocessor environment
下载PDF
导出
摘要 探讨通过优化总线接口部件的设计来提高处理器整体性能,优化的措施着重于降低处理器访存的次数和减小总线负载。仿真和验证结果证明这些方法是可行有效的。 This paper discussed how to enhance the processor' s overall performance via optimize the design of the bus interface unit. The method is to reduce both the memory access times and the bus load, simulation and verification results show that the optimal method is feasible and effective.
作者 于海 樊晓桠
出处 《计算机应用研究》 CSCD 北大核心 2007年第12期282-284,316,共4页 Application Research of Computers
基金 国家自然科学基金资助项目(60573143) 西北工业大学研究生创新种子基金资助项目(Z200646)
关键词 多处理机 存储一致性 总线接口 总线负载 multiproeessor memory coherence bus interface hus load
  • 相关文献

参考文献4

  • 1AMDAHL G M. Validity of the single processor approach to achieving large scale computing capabilities[ C ]//Proc AFIPS 1967 Spring Joint Computer Conf 30. Washington D C: Thompson Books, 1967:483- 485.
  • 2HENNESSY J L, PATYERSON D A. Computer architecture: a quantitative approach [C ]. San Mateo : Morgan Kaufmann Publishers,2002:3.
  • 3JOUPPI N P. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch Buffers[ C]// Proc of the 17th Int Syrup on Computer Architecture (ISCA' 90). New York, USA: ACM Press, 1990:364-373.
  • 4IBM IBC, MOTOROLA INC. PowerPC Microprocessor family: the bus interface for 32-bit microprocessors[ EB/OL]. [ 2001-03 ]. http://www.306, com/chips,/techlib/techlib, nsf./techdocs,/852569B 2005 OFF 7785256996007248B1.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部