期刊文献+

应变硅n-MOSFET中电子迁移率的增强及其温度特性 被引量:1

Electron Mobility Enhancement Characteristics and Its Temperature Dependence in Strained-Si n-MOSFETs
下载PDF
导出
摘要 采用减压化学气相淀积(RPCVD)技术在弛豫Si_(1-x)Ge_x虚拟衬底上赝晶生长应变硅层,以其为沟道材料制造得到的应变硅n-MOSFET表现出显著的性能提升。研究了通过改变Si_(1-x)Ge_x中Ge的摩尔组分x以改变硅帽层中的应变以及在器件制造流程中通过控制热开销来避免应变硅层发生弛豫等关键问题。在室温下,相对于体硅器件,应变硅器件表现出约87%的低场电子有效迁移率增强,在相同的过驱动电压下,饱和漏端电流增强约72%。在293 K到353 K的温度范围内研究了反型层电子有效迁移率和饱和漏端电流随温度的变化,实验结果表明,当温度升高时应变硅材料的电子迁移率增强倍数保持稳定。 Enhanced performance is demonstrated in n-MOSFETs with channel regions formed by pseudomorphic growth of strained-Si on relaxed Si1-xGex using reduced pressure chemical vapor deposition (RPCVD) technique. The Ge composition x of Si1-xGex was varied to introduce different strain into the Si cap layer. Thermal budget was carefully controlled in the device fabrication process to avoid strain relaxation. At room temperature, the strained-Si n-MOS-FETs show a significant mobility enhancement of ~87% over Si control devices at low vertical field and the drain current of long channel devices is increased by ~72% for the same gate over- drive. The temperature behavior, including the variations of the inversion layer electron effective mobility and the saturated drain current, was investigated within a range from 293 K to 353 K. It is found that strained-Si material provides stable electron mobility enhancement as the temperature increases.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2007年第4期436-439,共4页 Research & Progress of SSE
基金 国家自然科学基金(批准号:60476017 60636010)
关键词 应变硅 锗硅 迁移率增强 温度特性 strained Si SiGe mobility enhancement temperature dependence
  • 相关文献

参考文献10

  • 1Hoyt J L, Nayfeh H M, Eguchi S, et al. Strained sillcon MOSFET technology[C]. IEDM, San Francisco, USA: IEEE, 2002: 23-26.
  • 2Scott E Thompson, Mark Armstrong, Chis Auth, et al. A 90-nm logic technology featuring strained-silicon I-J]. IEEE Transactions on Electron Devices, 2004,51 (11): 1 790-1 797.
  • 3Victor Chan, Ken Rim, Meikei Ieong, et al. Strain for CMOS performance Improvement[C]. IEEE Custom Integrated Circuits Conference, San Jose, USA: IEEE, 2005: 667-674.
  • 4Welser J, Hoyt J L, Gibbons J F. Eleetron mobility enhancement in strained-Si N-type metal-oxide-semi- conductor field-effect transistors[J]. IEEE Electron Device Letters, 1994,15 (3): 100-102.
  • 5Lime F, Andrieu F, Derix J, et al. Low temperature characterization of effective mobility in uniaxially and biaxially strained N-MOSFETs [C]. ESSDERC, Grenoble, France: IEEE, 2005: 525-528.
  • 6Welser J, Hoyt J L, Gibbons J F. NMOS and PMOS transistors fabricated in strained silicon/relaxed silicon-germanium structures[C]. IEDM, New York, USA:IEEE, 1992:1 000-1 002.
  • 7Anant G Sabnis, James T Clemens. Characterization of the electron mobility in the inverted <100>Si surface[C]. IEDM, USA:IEEE, 1979: 18-21.
  • 8Shin-ichi Takagi, Judy L Hoyt, Jeffrey J Welser. Comparative study of phonon-limited mobility of twodimensional electrons in strained and unstrained Simetal-oxide-semiconductor field-effect transistors[J]. Journal of Applied Physics, 1996,80(3):1 567-1 577.
  • 9Shin-iehi Takagi, Akira Toriumi, Masao Iwase. On the universality of inversion layer mobility in Si MOS- FET' s: Part I-effects of substrate impurity concentration[J]. IEEE Transactions on Electron Devices, 1994,41(12):2 357-2 362.
  • 10Rim K, Narasimha S, Longstreet M, et al. Low field mobility characteristics of sub-100 nm unstrained and strained Si MOSFETs[C]. IEDM, San Franeiseo, USA: IEEE, 2002: 43-46.

同被引文献1

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部