期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

基于TCAD软件的单层多晶EEPROM器件模拟分析 被引量：2

Simulation Analysis of Single Poly EEPROM Device Based on TCAD
下载PDF
导出
摘要 利用TCAD软件对单层多晶EEPROM器件特性进行了模拟分析,介绍了单层多晶EEPROM存储单元结构与原理的基础,针对TCAD软件中模拟分析单层多晶EEPROM器件特性时存在的困难,提出了一种两个MOS管外加电阻的等效模型来替代单层多晶EEPROM存储单元结构进行等效模拟。通过编程模拟了单层多晶EEPROM器件性能,模拟分析得到的特性曲线与理论曲线能较好吻合,验证了等效模型方案的可行性。 Simulation analysis of the device performance of single poly EEPROM was made based on TCAD. The structure and principle of single poly EEPROM memory were introduced. To overcome the difficulties in simulating the performance of single poly EEPROM device in TCAD, a equivalent simulation model with double MOS components and resistance was EEPROM structure, characteristic curves feasible , and used to replace the single poly device performance was simulated through programming. Numerical results show that the of the device agree well with theoretical results, the proposed equivalent model is proved
作者 邓勇 宣晓峰 许高斌 杨明武
机构地区 合肥工业大学理学院
出处 《半导体技术》 CAS CSCD 北大核心 2008年第1期15-18,共4页 Semiconductor Technology
基金 安徽省自然科学基金资助项目(05040202) 安徽省教育厅自然科学重点科研计划项目资助(2006KJ026A)
关键词 单层多晶EEPROM TCAD软件 等效模型 器件模拟 single poly EEPROM TCAD software equivalent model device simulation
分类号 TN402 [电子电信—微电子学与固体电子学] TP343 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献8

  • 1于宗光,许居衍,魏同立.EEPROM单元结构的变革及发展方向[J].固体电子学研究与进展,1996,16(3):233-240. 被引量：11
  • 2任涛,刘志弘,朱钧.单层多晶的EEPROM[J].微纳电子技术,2003,40(7):552-556. 被引量：3
  • 3RENT, PAN L Y, LIU Z H, et al.A novel single poly EEPROM cell structure on thin oxide tunnel technology [ C ]// The 7th Int Conf on Solid State and Integrated Circuit Technology. Beijing, China, 2004 : 711-713.
  • 4KATSUHIKO O, A single poly EEPROM cell structure for use in standard CMOS processes [J]. 1EEE SSC, 1994,29 (3): 311-316.
  • 5MITROS J C,TSAI C Y,SHICHIJO H,et al. High-voltage drain extended MOS transistors for 0.18μm logic CMOS process [J] .1EEE Electron Devices,2001,48(8) : 1751-1755.
  • 6WU M Y, FENG S C, KING Y C. A novel single poly-silleon EEPROM using trench floating gate [ C ]//Proceedings of the 2005 IEEE Int Workshop on Memory Technology, Design and Testing. Washington DC, USA, 2005 : 35-37.
  • 7SUNG H C, LEI T F. Novel single-poly EEPROM with damascene control-gate structure [J]. IEEE Electron Device Letters ,2005,26(10) : 770-772.
  • 8HOE D. Cell and circuit design for single-poly EEPROM [J]. IEEE J SSC, 1989,24(4) : 1153-1157.

二级参考文献8

  • 1[1]KATSUHIKO O. A single poly EEPROM cell structure for use in standard CMOS processes [C]. IEEE Solid-State Circuits, 1994, 29 (3): 311-316
  • 2[2]CHI M H. A new single-poly flash memory cell with low-vol-tage and low-power operations for embedded applications [A]. 1997, 55th Device Research Conference Digest[J]. 1997, 126 -127
  • 3[3]SHUKURI S. CMOS process compatible ie-flash (inverse gate electrode flash) technology for system-on-a chip [A],.2001 IEEE Conf on Custom Integrated Circuits [C],.2001, 179 -182
  • 4[4]RICHARD J. 1.25volt, low cost, embedded flash memory for low density applications [A]. 2000 Symp on VLSI Circuit, Digest of Technical Papers [C].2000, 158-161.
  • 5[5]KAZEROUNIAN R, EITAN B. A single-poly EEPROM for custom CMOS logic applications [A]. IEEE Custom Integra-ted Circuit Conference [C].1986, 59-62.
  • 6[6]OHSAKI K, ASAMOTO N, TAKAGAKI S. A single poly EEPROM cell structure for use in standard CMOS processes [J]. IEEE J Solid State Circuits, 1994, 29(3): 311-316.
  • 7Kuo C，IEEE J Solid.State Circuits，1992年，27卷，4期，574页
  • 8Kuo C，IEEE J Solid.State Circuits，1982年，17卷，5期，821页

共引文献12

同被引文献11

引证文献2

二级引证文献2

半导体技术
2008年 第1期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部