期刊文献+

改进型FDR码对SoC测试数据的压缩及解压缩 被引量:1

SoC test data compression and decompression with improved FDR code
下载PDF
导出
摘要 针对SoC测试中的关键问题——测试数据的压缩,提出了一种改进型的FDR码编码方法,称为IFDR码。它将测试序列看做连续的0串和1串,从而用同一种编码方法同时对0游程和1游程进行编码,突破了FDR码仅能对0游程进行编码的限制。通过分析可知IFDR码的解压电路的结构较简单,所需要的额外硬件开销很小;对ISCAS 89标准电路的实验结果表明,与FDR码以及同类型的其他编码方法相比,该编码方法能获得更高的压缩率,从而可以更好地节省测试数据的存储空间和测试应用时间。 To reduce the volume of SoC test data, an improved FDR code was proposed, called IFDR code. Unlike FDR code, it encoded both runs of 0s and Is with same codes, considering test sequences as distributions of 0 string and 1 string. Due to its simple architecture, the decompression circuit for IFDR code needed very little additional hardware. Experimental results for the ISCAS 89 benchmark circuits show that IFDR code outperforms FDR code and other similar codes in achieving higher compression ratio.
出处 《计算机应用研究》 CSCD 北大核心 2008年第1期174-177,共4页 Application Research of Computers
基金 国家自然科学基金重大研究计划资助项目(90407008) 教育部留学回国人员科研基金资助项目(2004.527) 安徽省自然科学基金资助项目(050420103)
关键词 测试源划分 压缩/解压缩 FDR码 系统级芯片 test resource partitioning (TRP) compression/decompression FDR code system-on-a-chip ( SoC )
  • 相关文献

参考文献8

  • 1韩银和,李晓维,徐勇军,蒋敬旗.SOC测试数据的编码压缩技术[J].微电子学与计算机,2003,20(2):44-47. 被引量:4
  • 2CHANDRA A,CHAKRABARTY K.Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression[C]//Proc of the 19th IEEE VLSI Testing Symposium.Washington D C:IEEE Computer Society,2001:42-47.
  • 3梁华国,蒋翠云.基于交替与连续长度码的有效测试数据压缩和解压[J].计算机学报,2004,27(4):548-554. 被引量:70
  • 4CHANDRA A,CHAKRABARTY K.Test data compression for system-on-a-chip using Golomb codes[C]//Proc of the 18th IEEE VLSI Test Symposium.Washington D C:IEEE Computer Society,2000:113-120.
  • 5El-MALEH A H,Al-ABAJI R H.Extended frequency-directed run-length code with improved application to system-on-a-chip test data compression[C]//Proc of the 9th International Conference on Electronic Circuits Systems.2002:449-452.
  • 6HAMZAOGLU I,PATEL J H.Test set compaction algorithms for combinational circuits[C]//Proc of IEEE/ACM International Conference on CAD.New York:ACM Press,1998:283-289.
  • 7CHANDRA A,CHAKRABARTY K.System-on-a-chip test data compression and decompression architectures based on Golomb codes[J].IEEE Trans on CAD/ICAS,2001,20(3):355-368.
  • 8JAS A,GHOSH-DASTIDAR J,TOUBA N A,et al.Scan vector compression/decompression using statistical coding[C]//Proc of the 17th IEEE VLSI Test Symposium.Washington D C:IEEE Computer Society,1999:114-120.

二级参考文献15

  • 1[1]Y Zorian, E J Marinissern and S Dey. Testing embeddedcore based system chips. Proc. International Test Conference, 1998: 130~143.
  • 2[2]V D Agrawal and Chakraborty. High-performance circuit testing using slow-speed testers. in Proc. International Test Conference, 1995: 302~310.
  • 3[3]S W Golomb. Run-Length Encoding. IEEE Transactions on Information Theory, 1966,IT-12: 399~401.
  • 4[4]A Jas, J Ghosh-Dastidar and N A Touba. Scan vector compression/decompression using statistical coding. in Proc.IEEE VLSI Test Symp., May 1998:418~423.
  • 5[5]A Chandra, K Chakrabarty. System-on-a-Chip Test-Data Compression and Decompression Architectures Based on Golomb Codes. IEEE Transactions on Computer-aided design of Integrated circuits and systems, March 2001,20(3).
  • 6Abramovici M., Breuer M., Friedman A.. Digital Systems Testing and Testable Design. New York: Computer Science Press, 1990
  • 7Liang Hua-Guo, Hellebrand S., Wunderlich H.-J.. A mixed-mode BIST scheme based on folding compression. Journal of Computer Science and Technology, 2002, 17(2)
  • 8Liang Hua-Guo. A New Technique for Deterministic Scan-based Built-in Self-test (BIST). Aachen, Germany: Shaker Verlag GmbH, 2003
  • 9Chandra A., Chakrabarty K.. System-on-a-chip test data compression and decompression based on internal scan chains and Golomb coding. IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems, 2002, 21:715~722
  • 10Chandra A., Chakrabarty K. System-on-a-chip test data compression and decompression architectures based on Golomb codes. IEEE Transactions on CAD/ICAS, 2001, 20: 355~368

共引文献71

同被引文献9

  • 1TOUBA N. Survey of test vector compression technique [J]. IEEE Design Test of Computer, 2006,23(4) :294-303.
  • 2JAS A, TOUBA N. Test vector decompression via cyclical scan chains and its application to testing core-based designs [C]//Proceedings of International Test Con[erence. New York: IEEE, 1998: 458-464.
  • 3JAS A, GOSH-DASTIDAR J, NG M, et al. An efficient test vector compression scheme using selective Huffman eoding[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003, 22(6):797-806.
  • 4CHANDRA A, CHAKRABARTY K. Test data compression and decompression based on internal scan chains and Golomb eoding[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2002,21(6) :715-722.
  • 5CHANDRA A, CHAKRABARTY K. System-on-a-chip test- data compression and decompression architectures based on Golomh codes[J]. IEEE Transactions on Computer Aided De- sign of Integrated Circuits and Systems, 2001, 20 (3) : 355 - 368.
  • 6CHANDRA A, CHAKRABARTY K. Frequency-directed run-length(FDR) codes with application to system-on-a-chip test data compression[C]//19th IEEE Proceedings on VLSI Test Symposium. New York: IEEE, 2001 : 42-47.
  • 7EL-MALEH A, AL-ABAJI R. Extended frequency-directed run-length codes with improved application to system-on-a-chip test data eompression ECT//Proeeedings of 9th International Conference of Electronics, Circuits and Systems. New York: IEEE, 2002: 449-452.
  • 8EL-MALEH A. Test data compression for system-on-a-chip using extended frequency directed ran-length code[J], lET Computers b- Digital Techniques, 2008,2(3) : 155 - 163.
  • 9ZHAN W F, EL-MALEH A. A new scheme of test data com- pression based on equal-run-length coding (ERLC)[J]. Inte- gration the VLSI Journal , 2012, 45(1): 91-98.

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部