期刊文献+

基于扩展CDM模型的调度算法研究

SCHEDULING ALGORITHM BASED ON EXTENDED CDM MODEL
下载PDF
导出
摘要 包含混合硬实时和软实时需求的嵌入式系统需要早期的、精确的时间特性分析。因此需要一种系统高层建模方法,在对嵌入式系统进行合理准确的抽象定义的基础上,对相关高层调度算法进行分析研究。介绍的方法是在CDM模型的基础上,通过对其进行通信时间的定义及信号同步方面的规定,从而扩展CDM模型的特性及调度算法,达到更加精确的计算调度执行的目的。 Systems mixed with hard real-time and soft real-time requirements need an early and accurate timing analysis. Therefore, a High-level Hardware/Software Co-design Model is necessary, while it can express system specification sufficiently and provide the possibility of scheduling algorithm analysis. CDM model and its scheduling algorithm are extended by defined communication time and signal synchronization rules, thus yielding considerably more accurate scheduling results.
出处 《计算机应用与软件》 CSCD 北大核心 2008年第1期61-63,共3页 Computer Applications and Software
基金 上海市科技发展基金项目(025007014)。
关键词 CDM模型 调度算法 信号同步 条件状态任务图 CDM model Scheduling algorithm Signal synchronization Conditional task graph
  • 相关文献

参考文献7

  • 1Boβung W,Huss S A,Klaus S.High-level embedded system specification based on process activation conditions.J.VLSI Signal Processing,Special Issue on System Design,Kluwer Academic Publishers,1999,21 (3):277 -291.
  • 2Bharat P Dave,Niraj K Jha.CASPER:Concurrent Hard Real-Time Aperiodic and Periodic Specifications of Embedded System Architectures.IEEE/ACM Proc.Design Automation and Test in Europe Conf.,1998:118-124.
  • 3Eles P,Kuchcinski K,Peng Z,et al.Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems.IEEE/ACM Proc.Design,Automation and Test in Europe,1998:132-138.
  • 4Klaus S,Huss S.Interrelation of Specification Method and Scheduling Results in Embedded System Design,Proc.ECSI int.Forum on Design Languages,Lyon,France,September 2001.
  • 5Voros N S,Sanchez L,Alonso A,et al.Hardware/Software Co-Design of Complex Embedded Systems,Design Automation for Embedded Systems,Kluwer Academic Publishers,2003,8(1):5 -49.
  • 6罗怡桂,黄瑞,栾静,顾君忠.软硬件协同设计实验平台ROCS技术报告,2004,10.
  • 7吕钊,赵敏媛,顾君忠.基于CDM的嵌入式系统描述与模拟验证环境[J].计算机应用,2005,25(2):426-429. 被引量:2

二级参考文献5

  • 1MATTOLINI R. Paolo Nesil An interval logic for real - time system specification [ J]. IEEE Transactions on Software Engineering ,2001 , 27 (3) : 208-227.
  • 2ERNST R, HENKEL J. Benner T1 Hardware/software co - synthesis for microcontrollers[ J]. IEEE Design &Test of Computers, 1993,10 (4) : 64-75.
  • 3BoBung W, HUSS SA, KLAUS S. High - Level Embedded System Specifications Based on Process Activation Conditions[ J]. Journal of VLSI Signal Processing, Special Issue on System Design, Kluwer Academic Publishers, 1999, 21(3) : 277 - 291.
  • 4OSCI. SystemC 2. 0 User' s Guide [ EB/OL]. http:// www. SystemC. Org, 2002.
  • 5SWAN S. An Introduction to System Level Modeling In SystemC 2.0[ EB/OL ]. http: / / www. dacafe.com/DACafe/TECHNICAL/Papers PDF! SystemC. pdf, Cadence Design Systems, Inc, 2001 -03.

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部