期刊文献+

基于DSP Builder的非传统定点数加法器的设计

Design of nontraditional fixed-point adder based on DSP builder
下载PDF
导出
摘要 本文提出了利用DSP Builder来设计与实现非传统定点数加法器的新方法。DSP Builder是Altera公司推出的一个基于FPGA的系统级的数字信号处理开发工具,非传统定点数的加法器广泛应用于特殊用途的高速运算器中。本文采用优化技术,用DSP Builder设计与实现了基于SD编码的无进位延时的快速加法电路,通过计算机仿真,取得了满意的结果。 The article presents a novel method to design and implement a nontraditional fixed - point adder based on DSP Builder. DSP Builder is a digit signal process tool in FPGA, which is provided by ALTERA company. The nontraditional fixed - point adder is wildly used in high - speed calculator. Through code optimization, no - carry delay adder based on signed digit number is presented . By computer simulation, the result of the experiment is satisfying.
出处 《西安邮电学院学报》 2008年第1期10-13,共4页 Journal of Xi'an Institute of Posts and Telecommunications
基金 陕西省教育厅科学研究计划项目(06JK198)
关键词 FPGA DSP BUILDER SD编码 无进位延时 field programmable gate array digit signal process builder signed digit code no-carry delay
  • 相关文献

参考文献7

  • 1Sorin Cotofana.Signed Digit Addition and Related Operations with Threshold Logic[J].IEEE Transactions on Computers,2000,49(3):193 -208.
  • 2In-Cheol Park,Hyeong-Ju Kang.Digital Filter Synthesis Based on Minimal Signed Digit Representation DAC 2001,June 18-22,2001:468- 474.
  • 3Naofumi Takagi,Hiroto Yasuura and Shuzo Yajima.High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree[J].IEEE Transactions on Computers,1985,C-34(9):789-796.
  • 4Atera Corp.DSP Builder User Guide,Altera Corp,2003.
  • 5潘松,等.现代DSP技术[M].西安:西安电子科技大学出版社,2003.
  • 6Keshab k.parhi,VLSI数字信号处理系统设计与实现[M].北京:机械工业出版社,2004.
  • 7熊伟,胡永辉,梁青.CSD编码中共享子表达式统计特性的研究[J].空军工程大学学报(自然科学版),2007,8(4):58-61. 被引量:2

二级参考文献9

  • 1Sorin Cotofana. Signed Digit Addition and Related Operations with Threshold Logic [ J ]. IEEE Transactions on Computers , 2000,49(3 ) : 193 -208.
  • 2Hartley R. Subexpression sharing in filters using canonic signed digit multipliers [ J ]. IEEE Transactions on Circuits and Systems Ⅱ, 1996 43 (10) :677 - 688.
  • 3Pasko R, Schaumont P, Derudder V,et al. A New Algorithm for Elimination of Common Subexpressions [ J ]. IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems, 1999,18 ( 1 ) :58 - 68.
  • 4Costa E da, Flores P, Monteiro J. Maximal Sharing of Partial Terms in MCM under Minimal Signed Digit Representation [ M ]. [ S. l. ] :In European Conference on Circuits Theory and Design,2005.
  • 5Parch K K. VLSI Digital Signal Processing Systems Design and Implementation [ M ]. New. Jersey : John Wiley and Sons, Inc, 1999.
  • 6Puschel M ,Singer B ,Xiong J ,et al. SPIRAL: A Generator for Platform -Adapted Libraries of Signal Processing Algorithms [ J]. Journal of High Performance Computing and Applications, 2004.
  • 7Nguyen H , Chatterjee A. Number - Splitting withShift - and - Add Decomposition for Power and Hardware Optimization in Linear DSP Synthesis [ J ]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000, 8 ( 4 ) : 419 - 424.
  • 8Reitwiesner S W. Binary arithmetic [ J]. Advances in Computer, 1966, (1) :231 -308.
  • 9彭冬梅,李彦,何长龙.基于DSP技术的H.263视频编码协议算法[J].空军工程大学学报(自然科学版),2004,5(1):65-67. 被引量:1

共引文献69

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部