期刊文献+

一种改进的高精度数字ΔΣ调制器结构 被引量:2

An Improved Structure of High Performance Digital Δ∑ Modulator
下载PDF
导出
摘要 基于目前工业上广泛应用的高精度数字Δ∑调制器,提出了一个创新的改进结构。该结构性能优良,信噪比达到100dB,而且面积和功耗都有大幅度减少。首先简要介绍Δ∑调制器的原理,并分析了目前具代表性的数字Δ∑调制器。然后阐述了改进结构的原理和实现方式。最后通过电路设计数据给出结论。 In this paper, a high performance digital ΔΣ modulator is introduced with improved structure. The modulator is optimized with less power consumption and smaller size while maintaining the high SNR of 100 dB. In the first section, the principle and background of ΔΣ modulator are introduced. The improved structure and algorithm are addressed in the second section. The experimental results are shown in the last section.
出处 《微电子学与计算机》 CSCD 北大核心 2008年第1期116-119,共4页 Microelectronics & Computer
关键词 Δ∑ 调制器 数模转换 噪声整形 ΔΣ modulator DA noise shaping
  • 相关文献

参考文献7

  • 1Vittorio Colonna, Marzia Annovazzi, Gianluigi Boarion. A 0.22 - mm^2 7.25 - mW per-Channel Audio Stereo-DAC With 97-dB DR and 39-dB SNRout[M]. JSSC, 2005.
  • 2Chen Hai, Wu Xiaobo. A class D audio power amplifier with high-efficiency and low-distortion[ M]. ASP DAC, 2005.
  • 3Sergio Pemici. Fully integrated voiceband codec in a standard digital CMOS technology [ M ]. JSSC, AUGUST 2004.
  • 4Akihiko Yoneya, Akira Watanabe. Low distortion digital pulse width modulation for audio class-D amplifier[ M]. ISCIT, 2004.
  • 5Kathleeen Philips, John van den Homberg. Power DAC: a single-chip audio DAC with a 70% efficient power stage in 0.5μm CMOS[M]. ISSCC 1999.
  • 6Norswort hyS , SchreierR, Temes G. Delta-sigma data converters: theory, design, and simulations[M]. New York : IEEE Press, 1996.
  • 7蔡跃明,瞿旭红,陈志恒,沈永朝.Σ△A/D转换原理及应用[J].微电子学与计算机,1995,12(3):9-14. 被引量:6

共引文献5

同被引文献16

  • 1Schreier R. The delta-sigma toolbox v7.2 (delsig)[EB/OL]. [2009 - 05 - 10]. http://www. mathworks. com/ matlabcentral/fileexchange/.
  • 2Zhineng Zhu, Raghu Tumati, Scott Collins, et al. A low - noise low- offset op Amp in 0.35μm CMOS process[C]// Electronics, Circuits and Systems, 13th IEEE International Conference on. Franch, 2006 : 624 - 627.
  • 3Aziz Z A A, Zulkifli T Z A, Saibon B. A 1.8V fully differential 2 - stage OPAMP switched - capacitor delta - sigma modulator for Bluetooth application [ C ]// Semiconductor Electronics, 2004, IEEE International Conference on. Kuala Lumpur, 2004:437- 441.
  • 4Berntsen O, Wulff C, Ytterdal T. High speed, high gain OTA in a digital 90nm CMOS technology [ C ]// NORCHIP Conference. Oulu, 2005 : 129 - 132.
  • 5All M Niknejad, Bernhard E Boser. Analog intergrated circuits[D]. University of California, Department of Electrical Engineering and Computer Sciences, 2006.
  • 6Cusinato P, Bruccoleri M, Valle M, et al. Analysis of the behavior of a dynamic latch comparator [ J ]. Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on, 1998,45(3) : 294 - 298.
  • 7Vijay U K, Bharadwaj A. Continuous time sigma delta modulator employing a novel comparator architecture[ C]// VLSI Design, Held jointly with 6th International Conference on Embedded Systems: 20th International Conference on. Bangalore, 2007 : 919 - 924.
  • 8Otto S R, Denier J P. An introduction to programming and numerical methods in MATLAB [ M ]. London: Springer, 2005:116 - 158.
  • 9Krishna Singh, Gayatri Agnihotri. System design through MATLAB[M]. New York: Springer, 2001:234 - 325.
  • 10吕江崴,张有光,孙泉.模拟集成电路版图中的对称检测与提取方法[J].微电子学与计算机,2008,25(1):185-189. 被引量:4

引证文献2

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部